Skip to Main content Skip to Navigation
Theses

Applications of Delay Locked Loop in frequency synthesizers in analogue circuit.

Abstract : Semiconductors firms aim to simplify design, production processes which are nowadays still costly because of complexity reason. The goal of this thesis work is to study the opportunity of designing frequency synthesisers with MOS transistors, for analogue application (Local oscillator, clock for analogue to digital or digital to analogue converters). We propose the study of two frequencies synthesisers based on Delay-Locked-Loop. Those have the advantage of having an integrated loop filter. One multiplies the frequency of a reference signal by an integer. Although general principles have already been done, we propose a better understanding about phase noise of the generated signal and we derive a more accurate expression of its spectra formula. We demonstrate the opportunity of using such a synthesiser as an intermediate frequency local oscillator in a heterodyne architecture for a GSM application. The architecture of the other synthesiser is original. We get programmable frequencies synthesisers. The output frequency is due to the multiplication of the reference frequency and a rational number. The results fit well with the depicted theory. Its features allow applications as clock in mobile communication systems.
Document type :
Theses
Domain :
Complete list of metadatas

https://pastel.archives-ouvertes.fr/pastel-00000619
Contributor : Ecole Télécom Paristech <>
Submitted on : Tuesday, February 15, 2005 - 8:00:00 AM
Last modification on : Friday, July 31, 2020 - 10:44:07 AM
Long-term archiving on: : Thursday, September 30, 2010 - 5:59:48 PM

Identifiers

  • HAL Id : pastel-00000619, version 1

Collections

Citation

Olivier Susplugas. Applications of Delay Locked Loop in frequency synthesizers in analogue circuit.. domain_other. Télécom ParisTech, 2003. English. ⟨pastel-00000619⟩

Share

Metrics

Record views

355

Files downloads

422