B. Ammar, B. Honary, Y. Kou, and S. Lin, Construction of low density parity check codes: a combinatoric design approach, Proceedings IEEE International Symposium on Information Theory,, 2002.
DOI : 10.1109/ISIT.2002.1023583

A. Amraoui, S. Dusad, and R. Urbanke, Achieving general points in the 2-user Gaussian MAC without time-sharing or rate-splitting by means of iterative coding, Proceedings IEEE International Symposium on Information Theory,, 2002.
DOI : 10.1109/ISIT.2002.1023606

M. Ardakani and F. R. Kschischang, Designing irregular LPDC codes using EXIT charts based on message error rate, Proceedings IEEE International Symposium on Information Theory,, 2002.
DOI : 10.1109/ISIT.2002.1023726

M. Ardakani, T. H. Chan, and F. R. Kschischang, Properties of the EXIT Chart for One-Dimensional LDPC Decoding Schemes, Proceedings of CWIT, 2003.

L. R. Bahl, F. Cocke, J. Jelinek, and . Raviv, Optimal decoding of linear codes for minimizing symbol error rate (Corresp.), IEEE Transactions on Information Theory, vol.20, issue.2, pp.284-287, 1974.
DOI : 10.1109/TIT.1974.1055186

J. R. Barry and . Oct, Low-Density Parity-Check Codes, 2001.

G. Battail and A. H. El-sherbini, Coding for Radio Channels, Annales des Télécommunications, vol.37, pp.75-96, 1982.

G. Battail, H. Magalhães-de, and . Oliveira, Probabilité d'erreur du codage aléatoire avec décodage optimal sur le canaì a bruit gaussien additif, affecté ou non de fluctuations d'amplitude (in french), Annales des Télécommunications, vol.48, pp.15-28, 1993.

C. Berrou, A. Glavieux, and P. Thitimajshima, Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1, Proceedings of ICC '93, IEEE International Conference on Communications, 1993.
DOI : 10.1109/ICC.1993.397441

T. Bhatt, K. Narayanan, and N. Kehtarnavaz, Fixed-point DSP Implementation of Low-Density Parity Check Codes, p.9, 2000.

A. J. Blanksby and C. J. Howland, A 690-mW 1-Gb/s 1024-b, 2002.
DOI : 10.1109/4.987093

J. W. Bond, S. Hui, and H. Schmidt, Constructing low-density parity-check codes Information Systems for Enhanced Public Safety and Security, 2000.
DOI : 10.1109/eurcom.2000.874812

E. Boutillon, J. Castura, and F. R. Kschischang, Decoder-First Code Design, Proceedings of the 2nd International Symposium on Turbo Codes and Related Topics, pp.459-462, 2000.

E. Boutillon, J. Danger, and A. Gazel, Design of High Speed AWGN Communication Channel Emulator, Analog Integrated Circuits and Signal Processing, vol.34, issue.2, pp.133-142, 2003.
DOI : 10.1023/A:1021937002981

URL : https://hal.archives-ouvertes.fr/hal-00105234

J. Boutros, G. Caire, E. Viterbo, H. Sawaya, and S. Vialle, Turbo code at 0.03 dB from capacity limit, Proceedings IEEE International Symposium on Information Theory,, 2002.
DOI : 10.1109/ISIT.2002.1023328

J. Campello and D. S. Modha, Extended bit-filling and LDPC code design, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270), pp.985-989, 2001.
DOI : 10.1109/GLOCOM.2001.965565

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.14.7474

J. Chen and M. P. Fossorier, Density evolution for two improved BP-Based decoding algorithms of LDPC codes, IEEE Communications Letters, vol.6, issue.5, pp.208-210, 2002.
DOI : 10.1109/4234.1001666

J. Chen, Reduced Complexity Decoding Algorithms For Low-Density Parity Check Codes and Turbo Codes, Ph.D. diss, 2003.

Y. Chen and D. Hocevar, A FPGA and ASIC Implementation of Rate 1/2, 8088-b Irregular Low Density Parity Check Decoder, Global Telecommunications Conference, 2003. GLOBECOM '03, 2003.

R. Chung and U. , Analysis of Sum-Product Decoding of Low- Density Parity-Check Codes Using a Gaussian Approximation, IEEETIT: IEEE Transactions on Information Theory, 2001.

S. Chung, Sae-Young Chung's Homepage

S. Chung, G. D. Forney, T. J. Richardson, and R. Urbanke, On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit, IEEE Communications Letters, vol.5, issue.2, pp.58-60, 2001.
DOI : 10.1109/4234.905935

J. Danger, A. Ghazel, E. Boutillon, and H. Laamari, Efficient FPGA implementation of Gaussian noise generator for communication channel emulation, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445), 2000.
DOI : 10.1109/ICECS.2000.911557

URL : https://hal.archives-ouvertes.fr/hal-00347213

M. C. Davey and D. J. Mackay, Low density parity check codes over GF(q), IEEE Communications Letters, vol.2, 1998.
DOI : 10.1109/itw.1998.706440

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.7.5145

A. De-baynast and D. Declercq, Gallager codes for multiple user applications Information Theory, Proceedings. 2002 IEEE International Symposium on, 2002.

D. Declercq and F. Verdier, Optimization of LDPC Finite Precision Belief Propagation Decoding with Density Evolution, rd International Symposium on Turbo Codes & related topics, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00524622

I. B. Djordjevic, S. Sankaranarayanan, and B. V. Vasic, Projective-Plane Iteratively Decodable Block Codes for WDM High-Speed Long-Haul Transmission Systems, Journal of Lightwave Technology, vol.22, issue.3, 2004.
DOI : 10.1109/JLT.2004.825768

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.335.687

I. Djurdjevic, S. Lin, and K. , Graph-theoretic construction of low-density parity-check codes, IEEE Communications Letters, vol.7, issue.4, pp.171-173, 2003.
DOI : 10.1109/LCOMM.2003.809990

S. Dolinar, D. Divsalar, and F. Pollara, Code Performance as a Function of Block Size, 1998.

T. Etzion, A. Trachtenberg, and A. Vardy, Which Codes Have Cycle-Free Tanner Graphs, IEEE Transactions on Information Theory, vol.45, 1999.
DOI : 10.1109/isit.1998.708808

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.14.3455

G. D. Forney, The viterbi algorithm, Proceedings of the IEEE, vol.61, issue.3, pp.268-278, 1973.
DOI : 10.1109/PROC.1973.9030

M. P. Fossorier, M. Mihaljevi´cmihaljevi´c, and I. Imai, Reduced complexity iterative decoding of low-density parity check codes based on belief propagation, IEEE Transactions on Communications, vol.47, issue.5, pp.673-680, 1999.
DOI : 10.1109/26.768759

R. G. Gallager, Low-density parity-check codes, IEEE Transactions on Information Theory, vol.8, issue.1, pp.21-28, 1962.
DOI : 10.1109/TIT.1962.1057683

J. Garcia-frias and W. Zhong, Approaching Shannon performance by iterative decoding of linear codes with low-density generator matrix, IEEE Communications Letters, vol.7, issue.6, pp.266-268, 2003.
DOI : 10.1109/LCOMM.2003.813816

A. Ghazel, E. Boutillon, J. Danger, G. Gulak, and H. Laamari, Design and performance analysis of a high speed AWGN communication channel emulator, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233), 2001.
DOI : 10.1109/PACRIM.2001.953647

F. Guilloud, E. Boutillon, and J. Danger, Bit Error Rate Calculation for a Multiband Non Coherent On-Off Keying Demodulation Implémentation de LDPC sur FPGA : optimisation de l'architecture etétudeetétude de précision finie (in french) Décodage des codes LDPC par l'algorithme ??min, International Conference on Communication, ICC 2002. . 19 dec 19ème19ème colloque GRETSI sur le traitement du signal et des images ??min Decoding Algorithm of Regular and Irregular LDPC Codes. " 3 rd International Symposium on Turbo Codes & related topics, 2002.

F. Guilloud, E. Boutillon, and J. Danger, Etude d'un algorithme itératif d'annulation de repliement spectral lors d une conversion A/Nparalì ele, Proceedings of the 5th " Journées Nationales du Réseau Doctoral de Microélectronique, 2002.

J. Hagenauer and P. Hoeher, A Viterbi algorithm with soft-decision outputs and its applications, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond, 1989.
DOI : 10.1109/GLOCOM.1989.64230

J. Hagenauer, L. Offer, and . Papke, Iterative decoding of binary block and convolutional codes, IEEE Transactions on Information Theory, vol.42, issue.2, pp.1064-1070, 1996.
DOI : 10.1109/18.485714

D. Haley, A. Grant, and J. Buetefuer, Iterative encoding of low-density parity-check codes, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE, 2002.
DOI : 10.1109/GLOCOM.2002.1188405

D. E. Hocevar, LDPC code construction with flexible hardware implementation, IEEE International Conference on Communications, 2003. ICC '03., 2003.
DOI : 10.1109/ICC.2003.1204466

J. Hou, P. H. Siegel, L. B. Milstein, and H. D. Pfister, Capacity-approaching bandwidth-efficient coded modulation schemes based on low-density parity-check codes, IEEE Transactions on Information Theory, vol.49, pp.2141-2155, 2003.

J. Hou, P. H. Siegel, and L. B. Milstein, Performance Analysis and Code Optimization of Low Density Parity-Check Codes on Rayleigh Fading Channels, IEEE Journal on Selected Areas in communications, vol.19, 2001.

C. Howland and A. Blanksby, A 220mW 1Gb/s 1024-Bit Rate-1/2 Low Density Parity Check Code Decoder Parallel Decoding Architectures for Low Density Parity Check Codes, The 2001 IEEE International Symposium on, pp.6-9, 2001.

X. Hu, E. Eleftheriou, D. Arnold, and A. Dholakia, Efficient Implementations of the Sum-Product Algorithm for Decoding LDPC Codes, Global Telecommunications Conference, pp.1036-1036, 2001.

X. Hu, E. Eleftheriou, and D. Arnold, Progressive edge-growth Tanner graphs, Proceedings of the IEEE Global Telecommunications Conference GLOBECOM '01, 2001.

S. J. Johnson and S. R. Weller, High-rate LDPC codes from unital designs, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489), 2003.
DOI : 10.1109/GLOCOM.2003.1258594

C. Jones, E. Vallés, M. Smith, and J. Villasenor, Approximatemin* constraint node updating for ldpc code decoding, Military Communications Conference, pp.13-16, 2003.
DOI : 10.1109/milcom.2003.1290095

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.116.9352

F. Kienle, M. J. Thul, and N. Wehn, Implementation Issues of Scalable LDPC-Decoders, rd International Symposium on Turbo Codes & related topics, 2003.

S. Kim, G. E. Sobelman, and J. Moon, Parallel VLSI Architectures for a Class of LDPC Codes, 2002.

R. Koetter and P. Vontobel, Graph-covers and iterative decoding of finite length codes, rd International Symposium on Turbo Codes & related topics, 2003.

Y. Kou, S. Lin, and M. P. Fossorier, Low-density parity-check codes based on finite geometries: a rediscovery and new results, IEEE Transactions on Information Theory, vol.47, issue.7, pp.2711-2736, 2001.
DOI : 10.1109/18.959255

F. R. Kschischang and B. J. Frey, Iterative decoding of compound codes by probability propagation in graphical models, IEEE Journal on Selected Areas in Communications, vol.16, issue.2, pp.219-230, 1998.
DOI : 10.1109/49.661110

J. Lafferty and D. Rockmore, Codes and Iterative Decoding on Algebraic Expander Graphs, International Symposium on Information Theory and its Applications, 2000.

F. Lehmann and G. M. Maggio, Analysis of the iterative decoding of ldpc and product codes using the gaussian approximation, IEEE Transactions on Information Theory, vol.49, issue.11, pp.2993-3000, 2003.
DOI : 10.1109/TIT.2003.819335

B. Levine, R. R. Taylor, and H. Schmit, Implementation of near Shannon limit error-correcting codes using reconfigurable hardware, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871), pp.217-226, 2000.
DOI : 10.1109/FPGA.2000.903409

J. Li, K. R. Narayanan, E. Kurtas, and C. N. Georghiades, On the performance of high-rate TPC/SPC codes and LDPC codes over partial response channels, Communications, IEEE Transactions on, vol.50, pp.723-734, 2002.

B. Lu, G. Yue, X. Wang, and . Feb, Performance Analysis and Design Optimization of LDPC-Coded MIMO OFDM Systems, Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, pp.348-361, 2004.
DOI : 10.1109/TSP.2003.820991

M. G. Luby, M. Mitzenmacher, M. A. Shokrollahi, and D. A. Spielman, Improved low-density parity-check codes using irregular graphs, IEEE Transactions on Information Theory, vol.47, issue.2, pp.585-598, 2001.
DOI : 10.1109/18.910576

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.137.6057

M. G. Luby, M. Mitzenmacher, M. A. Shokrollahi, D. A. Spielman, and V. Stemann, Practical loss-resilient codes, Proceedings of the twenty-ninth annual ACM symposium on Theory of computing , STOC '97, pp.150-159, 1997.
DOI : 10.1145/258533.258573

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.35.5754

R. Lucas, M. P. Fossorier, Y. Kou, and S. Lin, Iterative decoding of one-step majority logic deductible codes based on belief propagation, IEEE Transactions on Communications, vol.48, issue.6, pp.931-937, 2000.
DOI : 10.1109/26.848552

T. Lucent, An Overview of Information Theory, 2004.

D. J. Mackay and M. C. Davey, Evaluation of Gallager Codes for Short Block Length and High Rate Applications, Codes, Systems and Graphical Models Mathematics and its Applications, pp.113-130, 2000.
DOI : 10.1007/978-1-4613-0165-3_6

D. J. Mackay and C. P. Hesketh, Performance of Low Density Parity Check Codes as a Function of Actual and Assumed Noise Levels, Electronic Notes in Theoretical Computer Science, vol.74, 2003.
DOI : 10.1016/S1571-0661(04)80767-9

D. J. Mackay and M. S. Postol, Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check cCodes, Electronic Notes in Theoretical Computer Science, vol.74, 2003.

D. J. Mackay and . Ldpc, Good error-correcting codes based on very sparse matrices, IEEE Transactions on Information Theory, vol.45, issue.2, pp.399-431, 1999.
DOI : 10.1109/18.748992

D. J. Mackay and R. M. Neal, Near Shannon limit performance of low density parity check codes, 5th IMA Conference on Cryprography and Coding, pp.1645-1646, 1995.
DOI : 10.1049/el:19961141

D. J. Mackay, S. T. Wilson, and M. C. Davey, Comparison of constructions of irregular Gallager codes, IEEE Transactions on Communications, vol.47, issue.10, pp.1449-1454, 1999.
DOI : 10.1109/26.795809

V. Mannoni, D. Declercq, and G. Gelle, Optimized irregular Gallager codes for OFDM transmission, The 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, 2002.
DOI : 10.1109/PIMRC.2002.1046693

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.6019

M. M. Mansour and N. R. Shanbhag, Low-Power VLSI Decoder Architectures for LDPC Codes Turbo decoder architectures for low-density parity-check codes, Global Telecommunications Conference, p.2, 2002.
DOI : 10.1109/glocom.2002.1188425

Y. Mao and A. H. Banihashemi, Decoding Low-Density Parity-Check Codes With Probabilistic Scheduling, Communications Letters, vol.5, pp.414-416, 2001.

Y. Mao and A. H. Banihashemi, A heuristic search for good low-density parity-check codes at short block lengths, IEEE International Conference on Communications, 2001.

A. Martinez and M. Rovini, Iterative decoders based on statistical multiplexing, Proceedings of the 3rd International Symposium on Turbo Codes and Related Topics, 2003.

R. J. Mceliece, D. J. Mackay, and J. Cheng, Turbo decoding as an instance of Pearl's "belief propagation" algorithm, IEEE Journal on Selected Areas in Communications, vol.16, issue.2, pp.140-152, 1998.
DOI : 10.1109/49.661103

G. Miller and G. Cohen, The rate of regular ldpc codes, IEEE Transactions on Information Theory, vol.49, issue.11, pp.2989-2992, 2003.
DOI : 10.1109/TIT.2003.818403

R. H. Morelos-zaragoza, The Art of Error Correcting Coding, 2002.

K. R. Narayanan, I. Altunbas, and R. Narayanaswami, Design of serial concatenated msk schemes based on density evolution, IEEE Transactions on Communications, vol.51, issue.8, pp.1283-1295, 2003.
DOI : 10.1109/TCOMM.2003.815076

K. R. Narayanan, X. Wang, and G. Yue, LDPC code design for MMSE turbo equalization, Proceedings IEEE International Symposium on Information Theory,, 2002.
DOI : 10.1109/ISIT.2002.1023687

H. Nickl, J. Hagenauer, and . Burkert, Approaching Shannon's capacity limit by 0.2 dB using simple Hamming codes, IEEE Communications Letters, vol.1, issue.5, pp.130-132, 1997.
DOI : 10.1109/4234.625034

T. R. Oenning and J. Moon, A low-density generator matrix interpretation of parallel concatenated single bit parity codes, IEEE Transactions on Magnetics, vol.37, issue.2, pp.737-741, 2001.
DOI : 10.1109/20.917609

T. Okamura, Designing LDPC codes using cyclic shifts, IEEE International Symposium on Information Theory, 2003. Proceedings., 2003.
DOI : 10.1109/ISIT.2003.1228165

J. Pearl, Probabilistic Reasoning in Intelligent Systems : Networks of Plausible Inference, 1988.

A. Prabhakar and K. Narayanan, Pseudorandom construction of low-density parity-check codes using linear congruential sequences, IEEE Transactions on Communications, vol.50, issue.9, pp.1389-1396, 2002.
DOI : 10.1109/TCOMM.2002.802537

W. H. Press, A. Saul, W. T. Teukolsky, and . Vetterling, Numerical recipes in C : the art of scientific computing. Edited by New York : Cambridge University project, SPRING. The European SPRING project, number IST-1999-12342, 1992.

T. J. Richardson, M. A. Shokrollahi, and R. Urbanke, Design of capacity-approaching irregular low-density parity-check codes, IEEE Transactions on Information Theory, vol.47, issue.2, pp.619-637, 2001.
DOI : 10.1109/18.910578

T. J. Richardson and R. Urbanke, Efficient encoding of low-density parity-check codes, IEEE Transactions on Information Theory, vol.47, issue.2, pp.638-656, 2001.
DOI : 10.1109/18.910579

J. Rosenthal and P. O. Vontobel, Constructions of regular and irregular LDPC codes using Ramanujan graphs and ideas from Margulis, Proceedings. 2001 IEEE International Symposium on Information Theory (IEEE Cat. No.01CH37252), 2001.
DOI : 10.1109/ISIT.2001.935867

S. Sankaranarayanan, B. Vasic, and E. M. Kurtas, Irregular low-density parity-check codes: construction and performance on perpendicular magnetic recording channels, IEEE Transactions on Magnetics, vol.39, issue.5, pp.2567-2569, 2003.
DOI : 10.1109/TMAG.2003.816481

C. Schlegel, Trellis Coding, 1997.
DOI : 10.1002/0471219282.eot118

C. E. Shannon, The Mathematical Theory of Communication, 1948.

M. Sipser and D. A. Spielman, Expander codes, IEEE Transactions on Information Theory, vol.42, issue.6, pp.1710-1722, 1996.
DOI : 10.1109/18.556667

R. Tanner and . Septembre, A recursive approach to low complexity codes, IEEE Transactions on Information Theory, vol.27, issue.5, pp.533-547, 1981.
DOI : 10.1109/TIT.1981.1056404

S. Ten-brink, Convergence of iterative decoding, Electronics Letters, vol.35, issue.10, pp.806-808, 1999.
DOI : 10.1049/el:19990555

A. Thangaraj and S. W. Mclaughlin, Thresholds and scheduling for LDPC-coded partial response channels, IEEE Transactions on Magnetics, vol.38, issue.5, pp.2307-2309, 2002.
DOI : 10.1109/TMAG.2002.801875

J. Thorpe, Design of LDPC graphs for hardware implementation Information Theory, Proceedings. 2002 IEEE International Symposium on, 2002.

M. J. Thul, F. Gilbert, and N. Wehn, Concurrent interleaving architectures for high-throughput channel coding, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)., 2003.
DOI : 10.1109/ICASSP.2003.1202441

T. Tian, C. Jones, J. D. Villasenor, and R. D. , Construction of irregular LDPC codes with low error floors, IEEE International Conference on Communications, 2003. ICC '03., 2003.
DOI : 10.1109/ICC.2003.1203996

G. Ungerboeck, Channel coding with multilevel/phase signals, IEEE Transactions on Information Theory, vol.28, issue.1, pp.55-67, 1982.
DOI : 10.1109/TIT.1982.1056454

N. Varnica and A. Kavcic, Optimized low-density parity-check codes for partial response channels, IEEE Communications Letters, vol.7, issue.4, pp.168-170, 2003.
DOI : 10.1109/LCOMM.2003.810000

B. Vasic, Combinatorial constructions of low-density parity check codes for iterative decoding, Proceedings of the IEEE International Symposium on Information Theory, 2002.

B. Vasic, I. B. Djordjevic, R. K. Kostuk, and . Feb, Low-density parity check codes and iterative decoding for long-haul optical communication systems, Journal of Lightwave Technology, vol.21, issue.2, pp.438-446, 2003.
DOI : 10.1109/JLT.2003.808769

F. Verdier and D. Declercq, A LDPC Parity Check Matrix Construction for Parallel Hardware Decoding, rd International Symposium on Turbo Codes & related topics, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00524620

F. Verdier, D. Declercq, and P. , Parallélisation et implantation FPGA d'un décodeur LDPC Journées Francophones sur l'Adéquation Algorithme Architecture JFAAA, 2002.

A. J. Viterbi, Error bounds for convolutional codes and an asymptotically optimum decoding algorithm, IEEE Transactions on Information Theory, vol.13, issue.2, pp.260-269, 1967.
DOI : 10.1109/TIT.1967.1054010

A. Waksman, A Permutation Network, Journal of the ACM, vol.15, issue.1, pp.159-163, 1968.
DOI : 10.1145/321439.321449

N. Wiberg, Codes and Decoding on General Graphs, Ph.D. diss, 1996.
DOI : 10.1002/ett.4460060507

N. Wiberg, H. Loegliger, and R. Kötter, Codes and iterative decoding on general graphs, European Transactions on Telecommunications, vol.40, issue.206, pp.513-525, 1995.
DOI : 10.1002/ett.4460060507

J. K. Wolf, Efficient maximum likelihood decoding of linear block codes using a trellis, IEEE Transactions on Information Theory, vol.24, issue.1, pp.76-80, 1978.
DOI : 10.1109/TIT.1978.1055821

J. M. Wozencraft and I. M. Jacobs, Principles of Com-munication Engineering, 1965.

E. Yeo, B. Nikoli´cnikoli´c, and V. Anantharam, High throughput low-density parity-check decoder architectures, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270), 2001.
DOI : 10.1109/GLOCOM.2001.965981

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.18.2835

E. Yeo, P. Pakzad, B. Nikoli´cnikoli´c, and V. Anantharam, VLSI Architectures for Iterative Decoders in Magnetic Recording Channels, Transactions on Magnetics, vol.37, pp.748-755, 2001.

H. Zhang and J. M. Moura, The design of structured regular LDPC codes with large girth, Proceedings of the IEEE Global Telecommunications Conference GLOBECOM '03, 2003.

J. Zhang and M. Fossorier, Shuffled belief propagation decoding, Signals, Systems and Computers Conference Record of the Thirty-Sixth Asilomar Conference on, 2002.

T. Zhang and K. K. Parhi, A 56 Mbps (3,6)-regular FPGA LDPC Decoder Worshop on Signal Processing Systems An FPGA Implementation of (3,6)-Regular Low-Density Parity- Check Code Decoder, EURASIP Journal on Applied Signal Processing, pp.530-542, 2002.

T. Zhang and K. K. Parhi, VLSI implementation-oriented (3, k)-regular low-density parity-check codes, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578), 2001.
DOI : 10.1109/SIPS.2001.957328

T. Zhang, K. K. Wang, and . Parhi, On finite precision implementation of low density parity check codes decoder, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), 2001.
DOI : 10.1109/ISCAS.2001.922207