E. Msb=-', 0' THEN tx_counter:=tx_counter+1; END IF; END IF; --applying effective_tx IF time_counter=0 THEN IF effective_tx=1 THEN --LF_RG_i updating LF_RG_i<=

N. K. Bose, Digital Filters. Theory and Applications, 1985.

W. Bright, 8b 75Msample/s 70mW parallel pipelined ADC incorporating double sampling, IEEE International Solid State Circuits Conference (ISSCC), p.146147, 1998.

D. Camarero, J. Naviner, and P. Loumeau, Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters, Proceedings of the 17th symposium on Integrated circuits and system design , SBCCI '04, p.228232, 2004.
DOI : 10.1145/1016568.1016629

D. Camarero, J. Naviner, and P. Loumeau, Calibration of sampling instants in a multiple channel time-interleaved analog-to-digital converter, 2005 12th IEEE International Conference on Electronics, Circuits and Systems, p.451454, 2005.
DOI : 10.1109/ICECS.2005.4633369

T. C. Choi and R. W. Brodersen, Considerations for high-frenquency switched-capacitor ladder lters, IEEE Transactions on Circuits and Systems, vol.27, issue.6, p.545552, 1980.

C. S. Conroy, D. Cline, and P. R. Gray, An 8-b 85-MS/s parallel pipeline A/D converter in 1-µm CMOS, IEEE Journal of Solid-State Circuits, vol.28, p.447454, 1993.

A. Corporation, Nios Development Board Reference Manual, Stratix II Edition, 2005.

L. Dai and R. Harjani, Comparison and analysis of phase noise in ring oscillators, IEEE International Symposium on Circuits and Systems (ISCAS), p.7780, 2000.

W. J. Dally and J. W. Poulton, Digital System Engineering, 1998.
DOI : 10.1017/CBO9781139166980

]. J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, An all-digital phaselocked loop with 50-cycle lock time suitable for high-performance microprocessors, Analog Devices. Data Sheet of the AD9214, p.412422, 1995.

K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst, An analog background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol.33, issue.12, p.19121919, 1998.
DOI : 10.1109/4.735531

J. Eklund and F. Gustafsson, Digital oset compensation of timeinterleaved ADC using random chopper sampling, IEEE International Symposium on Circuits and Systems (ISCAS), p.447450, 2000.

M. El-hage and F. Yuan, An overview of low-voltage VCO delay cells and a worst-case analysis of supply noise sensitiviity, Canadian Conference on Electrical and Computer Engineering, vol.3, p.17851788, 2004.

J. Elbornsson, F. Gustafsson, and J. Eklund, Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved A/D Converter System, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1, p.151158, 2004.
DOI : 10.1109/TCSI.2003.821300

J. Elbornsson, F. Gustafsson, and J. Eklund, Analysis of mismatch eects in a randomly interleaved A/D converter system, IEEE Transactions on Circuits and SystemsI, vol.52, issue.3, p.465476, 2005.

A. Feuer and G. C. Goodwin, Sampling in Digital Signal Processing and Control, 1996.
DOI : 10.1007/978-1-4612-2460-0

D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, A digital background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol.33, issue.12, p.19041911, 1998.

M. Gustavsson and N. N. Tan, A global passive sampling technique for high-speed switched-capacitor time-interleaved ADCs, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.47, issue.9, p.821831, 2000.
DOI : 10.1109/82.868451

D. G. Haigh and B. Singh, A switching scheme for switched capacitor lters which reduces the eect of parasitic capacitance s associated with switch control terminals, IEEE International Symposium on Circuits and Systems (ISCAS), p.586589, 1983.

F. Herzel and B. Razavi, A study of oscillator jitter due to supply and substrate noise, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.1, pp.56-62, 1999.
DOI : 10.1109/82.749085

B. J. Hosticka, Improvement of the gain of MOS ampliers, IEEE Journal of Solid-State Circuits, vol.14, issue.6, p.11111114, 1989.

S. M. Jamal, D. Fu, N. C. Chang, P. J. Hurst, and S. H. Lewis, A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration, IEEE Journal of Solid-State Circuits, vol.37, issue.12, pp.371618-1627, 2002.
DOI : 10.1109/JSSC.2002.804327

S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst, and S. H. Lewis, Calibration of Sample-Time Error in a Two-Channel Time-Interleaved Analog-to-Digital Converter, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1, p.130139, 2004.
DOI : 10.1109/TCSI.2003.821302

Y. Jenq, Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers, IEEE Transactions on Instrumentation and Measurement, vol.37, issue.2, p.245251, 1988.
DOI : 10.1109/19.6060

Y. Jenq, Digital spectra of nonuniformly sampled signals: a robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving, IEEE Transactions on Instrumentation and Measurement, vol.39, issue.1, p.7175, 1990.
DOI : 10.1109/19.50419

Y. Jenq, Perfect reconstruction of digital spectrum from nonuniformly sampled signals, IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking. IMTC Proceedings, p.649651, 1997.
DOI : 10.1109/IMTC.1997.604026

H. Jin, E. Lee, and M. Hassoun, Time-interleaved A/D converter with channel randomization, IEEE International Symposium on Circuits and Systems (ISCAS), p.425428, 1997.

H. Jin and E. K. Lee, A digital-background calibration technique for minimizing timing-error eects in time-interleaved ADCs, IEEE Transactions on Circuits and SystemsII, issue.7, p.47603613, 2000.

H. Johansson and P. Löwenborg, Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay lters, IEEE Transactions on Signal Processing, vol.50, issue.11, p.27572767, 2002.

D. A. Johns and K. Martin, Analog Integrates Circuit Design, 1997.

M. G. Johnson and E. L. Hudson, A variable delay line PLL for CPUcoprocessor synchronization, IEEE Journal of Solid-State Circuits, vol.23, issue.5, p.12181223, 1998.

N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, Explicit analysis of channel mismatch eects in timeinterleaved ADC systems, IEEE Transactions on Circuits and SystemsI, vol.48, issue.3, p.261271, 2001.

G. Leger, E. J. Peralias, A. Rueda, and J. L. Huertas, Impact of Random Channel Mismatch on the SNR and SFDR of Time-Interleaved ADCs, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1, p.140150, 2004.
DOI : 10.1109/TCSI.2003.821301

J. G. Maneatis, Low-jitter process-independent DLL and PLL based on self-biased techniques, IEEE Journal of Solid-State Circuits, issue.11, pp.311723-1732, 1996.

J. G. Maneatis and M. A. Horowitz, Precise delay generation using coupled oscillators, IEEE Journal of Solid-State Circuits, vol.28, issue.12, pp.1273-1282, 1993.
DOI : 10.1109/4.262000

G. Manganaro, Feed-fordward approach for timing skew in interleaved and double-sampled circuits, IEE Electronic Letters, vol.37, issue.9, p.552554, 2001.

M. Maymandi-nejad and M. Sachdev, A digitally programmable delay element: design and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.11, issue.5, p.871878, 2003.
DOI : 10.1109/TVLSI.2003.810787

K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of ampliers, IEEE Journal of Solid-State Circuits, vol.32, issue.3, p.312320, 1997.

V. T. Nguyen, Modulator Sigma Delta Passe-Haut et son application au convertisseur Sigma Delta a l'entrelacement temporel, Ecole Nationale Supérieure des Télécommunications (ENST), 2004.

X. Niu and S. Sun, Research on non-uniformly parallel sampling time oset estimation algorithm based on wavelet analysis, IEEE Instrumentation and Measurement Technology Conference (IMTC), p.10991102, 2000.

O. Oliaei, Technique des courants communtés pour les convertisseurs à sur-échantillonnage ou sous-échantillonnage, Ecole Nationale Supérieure des Télécommunications (ENST), 1997.

A. V. Oppenheim and R. W. Schafer, Discret-Time Signal Processing, 1989.

A. V. Oppenheim, A. S. Willsky, and I. T. Young, Signals and Systems, 1983.

K. Papathanasiou, A designer???s approach to device mismatch: Theory, modeling, simulation techniques, scripting, applications and examples, Analog Integrated Circuits and Signal Processing, vol.36, issue.10, p.95106, 2006.
DOI : 10.1007/s10470-006-5367-2

M. J. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, Matching properties of MOS transistors, IEEE Journal of Solid-State Circuits, vol.24, issue.5, p.14331439, 1989.

H. Petit, Extraction from SIAM Research Group's Data Base of the state of the art of published monolithic CMOS ADCs, 2005.

A. Petraglia and S. K. Mitra, Analysis of mismatch eects among A/D converters in a time-interleaved waveform digitizer, IEEE Transactions on Instrumentation and Measurement, vol.40, issue.5, p.831835, 1991.

A. Petraglia and S. K. Mitra, High-speed A/D conversion incorporating a QMF bank, IEEE Transactions on Instrumentation and Measurement, vol.41, issue.3, p.427431, 1992.
DOI : 10.1109/19.153341

K. Poulton, J. J. Corcoran, and T. Hornak, A 1-GHz 6-bit ADC system, IEEE Journal of Solid-State Circuits, vol.22, issue.6, p.22962970, 1987.
DOI : 10.1109/JSSC.1987.1052844

R. S. Prendergast, B. C. Levy, and P. J. Hurst, Reconstruction of bandlimited periodic nonuniformly sampled signals through multirate lter banks, IEEE Transactions on Circuits And SystemsI, vol.51, issue.9, p.16121622, 2004.

B. Razavi, Design of Analog CMOS Integrated Circuits, 2001.

M. Saint-laurent and M. Swaminathan, A digitally adjustable resistor for path delay characterization in high-frequency microprocessors, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475), p.6164, 2001.
DOI : 10.1109/SSMSD.2001.914938

J. B. Simoes, J. Landeck, and C. M. Correia, Nonlinearity of a dataacquisition system with interleaving/multiplexing, IEEE Transactions on Instrumentation and Measurement, vol.46, issue.6, p.12741279, 1997.

S. Sin, S. U. , and R. P. Martins, A generalized timing-skew-free, multi-phase clock generation platform for parallel sampled-data systems, IEEE International Symposium on Circuits and Systems (ISCAS), pp.369-372, 2004.

L. Sumanen, M. Waltari, and K. Halonen, A 10-bit 200-MS/s CMOS parallel pipeline A/D converter, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1048-1055, 2001.
DOI : 10.1109/4.933460

M. Tamba, A. Shimizu, H. Munakata, and T. Komuro, A method to improve SFDR with random interleaved sampling method, Proceedings International Test Conference 2001 (Cat. No.01CH37260), p.512520, 2001.
DOI : 10.1109/TEST.2001.966669

Y. Tsividis, Operation and Modeling of the MOS Transistor, 1999.

P. P. Vaidyanathan, Theory and design of M-channel maximally decimated quadrature mirror filters with arbitrary M, having the perfect-reconstruction property, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.35, issue.4, pp.476-492, 1987.
DOI : 10.1109/TASSP.1987.1165155

P. P. Vaidyanathan and V. C. Liu, Classical sampling theorems in the context of multirate and polyphase digital filter bank structures, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.36, issue.9, pp.1480-1495, 1988.
DOI : 10.1109/29.90376

P. P. Vaidyanathan and V. C. Liu, Ecient reconstruction of band-limited sequences from nonuniformly decimated versions by use of polyphase lter banks, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.38, 1990.

S. R. Velazquez, T. Q. Nguyen, S. R. Broadstone-jr, D. A. Black, and . Hodges, Design of hybrid filter banks for analog/digital conversion, IEEE Transactions on Signal Processing, vol.46, issue.4, pp.956-967, 1980.
DOI : 10.1109/78.668549

M. Waltari, Circuit Techniques for Low-Voltage and High-Speed A/D Converters, 2002.

M. Waltari and K. Halonen, A 10-bit 220-MSamples/s CMOS sampleand-hold circuit, IEEE International Symposium on Circuits and Systems (ISCAS), p.253256, 1998.

M. Waltari and K. Halonen, A 220-MSamples/s CMOS sample-and-hold circuit using double-sampling, Analog Integrated Circuits and Signal Processing, vol.18, p.2131, 1999.
DOI : 10.1109/iscas.1998.704345

M. Waltari and K. Halonen, Timing skew insensitive switching for doublesampled circuits, IEEE International Symposium on Circuits and Systems (ISCAS), p.6164, 1999.
DOI : 10.1109/iscas.1999.780619

Y. Wang and B. Razavi, An 8-bit 150-MHz CMOS A/D converter, IEEE Journal of Solid-State Circuits, vol.35, issue.3, p.308317, 2000.

L. Wu and W. C. Black-jr, A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications, IEEE International Solid-State Circuits Conference (ISSCC), p.396397, 2001.

I. A. Young, J. K. Greason, and K. L. Wong, A PLL clock generator with 5 to 10 MHz of lock range for microprocessors, IEEE Journal of Solid-State Circuits, p.15991607, 1992.