F. M. Wanlass and C. T. Sah, Nanowatt Logic Using Field-Effect Metal-Oxide Semiconductor Triodes IEEE International Solid-State Circuits Conference Digest of Technical Papers, 1963.

K. Yeo, S. S. Rofail, and W. Goh, CMOS/BiCMOS ULSI: Low voltage Low power, p.1, 2001.

G. R. Wilson, Advances in bipolar VLSI, Proceedings of the IEEE, p.1717, 1990.
DOI : 10.1109/5.63299

F. Wanlass, Low Stand-By Power Complementary Field Effect Circuitry, US Patent, vol.3356858, 1963.

H. Iwai, CMOS technology-year 2010 and beyond, IEEE Journal of Solid-State Circuits, vol.34, issue.3, pp.357-366, 1999.
DOI : 10.1109/4.748187

G. E. Moore, Progress in Digital Integrated Electronics, IEEE International Electron Devices Meeting, vol.21, pp.11-13, 1975.

F. Opt-'eynde, A fully integrated single-chip SOC for Bluetooth IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.196-197, 2001.

H. Darabi, A 2.4 GHz CMOS transceiver for Bluetooth IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.200-201, 2001.
URL : https://hal.archives-ouvertes.fr/hal-01078765

P. T. Van-zeijl, A Bluetooth radio in 0.18-µm CMOS IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.86-87, 2002.

H. Darabi, A dual mode 802.11b/Bluetooth radio in 0.35µm CMOS IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.86-87, 2003.

A. Leeuwenburgh, A 1.9 GHz fully integrated DECT CMOS transceiver IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.450-451, 2003.

F. Behbahani, A 27-mW GPS radio in 0.35-µm CMOS IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.398-399, 2002.

T. Kadoyama, A complete single chip GPS transceiver with 1.6-V 24-mW radio in 0.18-µm CMOS, IEEE Symposium on VLSI Circuits Digest of Technical Papers, pp.135-138, 2003.

F. Behbahani, A 5 GHz CMOS transceiver for IEEE 802.11a Wireless LANs IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.92-93, 2002.

A. Behzad, Direct-conversion CMOS transceiver with automatic frequency control for 802.11a Wireless LANs IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.356-357, 2003.

H. Darabi, A fully integrated Quad-Band GPRS/EDGE Radio in 0.13µm CMOS IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.206-207, 2007.

I. Ioki, A fully integrated Quad-Band GSM/GPRS CMOS Power Amplifier IEEE International Solid-State Circuits Conference Digest Technical Papers, pp.570-571, 2008.

R. Bagheri, An 800 MHz to 5 GHz software-defined radio receiver in 90 nm CMOS IEEE International Solid-State Circuits conference Digest of Technical Papers, 2006.

R. B. Staszewski, A 24mm² Quad-Band Single-Chip GSM Radio with Transmitter Calibration in 90nm Digital CMOS IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.208-209, 2007.

B. R. Bahai and . Saltzberg, Multi-Carrier Digital Communications: Theory and Applications of OFDM, 1999.

D. Gray, Mobile WiMAX: a performance and comparative summary WiMAX Forum white papers, 2006.

A. A. Abidi, RF CMOS comes of age, IEEE Journal of Solid-State Circuits, vol.39, issue.4, pp.549-561, 2004.
DOI : 10.1109/JSSC.2004.825247

M. Saidi and R. Fan, Dual-band issue: super-heterodyne vs zero IF, 2002.

S. Van-gerven and D. Van-compermolle, Signal separation by symmetric adaptive decorrelation: stability, convergence, and uniqueness, IEEE Transactions on Signal Processing, vol.43, issue.7, 1995.
DOI : 10.1109/78.398721

J. Mitola, The software radio architecture, IEEE Communications Magazine, vol.33, issue.5, pp.26-38, 1995.
DOI : 10.1109/35.393001

R. H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol.17, issue.4, pp.539-550, 1999.
DOI : 10.1109/49.761034

D. Jakonis, K. Folkesson, J. Dabrowski, P. Eriksson, and C. Svensson, A 2.4-GHz RF sampling receiver front-end in 0.18-/spl mu/m CMOS, IEEE Journal of Solid-State Circuits, vol.40, issue.6, pp.1265-1277, 2005.
DOI : 10.1109/JSSC.2005.848027

R. B. Staszewski, All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS, IEEE Journal of Solid-State Circuits, vol.39, issue.12, pp.2278-2291, 2004.
DOI : 10.1109/JSSC.2004.836345

K. Muhammad, A discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS process, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005., pp.809-812, 2005.
DOI : 10.1109/CICC.2005.1568792

R. H. Dennard, Design of ion-implanted MOSFET's with very small physical dimensions, IEEE Journal of Solid-State Circuits, vol.9, issue.5, pp.256-268, 1974.
DOI : 10.1109/JSSC.1974.1050511

Y. Taur, CMOS design near the limit of scaling, IBM Journal of Research and Development, vol.46, issue.2.3, 2002.
DOI : 10.1147/rd.462.0213

S. Lo, D. A. Buchanan, Y. Taur, and W. Wang, Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's, IEEE Electron Device Letters, vol.18, issue.5, pp.209-211, 1997.
DOI : 10.1109/55.568766

S. Thompson, P. Packan, and M. Bohr, MOS scaling: Transistor Challenges for the 21 st Century, Intel Technology Journal Q3, 1998.

H. Hassan, M. Anis, and M. , Impact of technology scaling on RF CMOS, IEEE International SOC Conference, 2004. Proceedings., pp.97-101, 2004.
DOI : 10.1109/SOCC.2004.1362363

P. H. Woerlee, RF-CMOS performance trends, IEEE Transactions on Electron Devices, vol.48, issue.8, pp.1776-1781, 2001.
DOI : 10.1109/16.936707

M. Garg, S. S. Suryagandh, and J. C. Woo, Scaling impact on analog performance of sub-100nm MOSFETs for mixed mode applications, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710), pp.371-374, 2003.
DOI : 10.1109/ESSDERC.2003.1256891

B. J. Sheu and C. Hu, Switched-induced error voltage on a switched.capacitor, IEEE Journal of Solid-State Circuits, pp.519-525, 1984.

E. A. Vittoz, Low-power design: Ways to approach the limits IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.14-18, 1994.

A. Annema, Analog circuit performance and process scaling, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999.
DOI : 10.1109/82.769780

J. W. Fattaruso, Low-voltage analog CMOS circuit techniques, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453), pp.286-289, 1999.
DOI : 10.1109/VTSA.1999.786056

P. R. Gray and R. G. Meyer, MOS operational amplifier design-a tutorial overview, IEEE Journal of Solid-State Circuits, vol.17, issue.6, pp.969-982, 1982.
DOI : 10.1109/JSSC.1982.1051851

R. G. Eschauzier, R. Hogervorst, and J. H. Huising, A programmable 1.5 V CMOS class-AB operational amplifier with hybrid nested Miller compensation for 120 dB gain and 6 MHz UGF, IEEE Journal of Solid-State Circuits, vol.29, issue.12, pp.1497-1504, 1994.
DOI : 10.1109/4.340423

F. You, S. H. Embabi, and E. Sanchez-sinencio, Multistage amplifier topologies with nested G/sub m/-C compensation, IEEE Journal of Solid-State Circuits, vol.32, issue.12, pp.2000-2011, 1997.
DOI : 10.1109/4.643658

R. M. Ziazadeh, H. Ng, and D. J. Allstot, A multistage amplifier topology with embedded tracking compensation, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143), pp.361-364, 1998.
DOI : 10.1109/CICC.1998.694999

S. Chatterjee, Y. Tsividis, and &. P. Kinget, 0.5-V analog circuit techniques and their application in OTA and filter design, IEEE Journal of Solid-State Circuits, vol.40, issue.12, pp.2373-2387, 2005.
DOI : 10.1109/JSSC.2005.856280
URL : https://hal.archives-ouvertes.fr/in2p3-00491725

S. S. Bazarjani and W. M. Snelgrove, Low voltage SC circuit design with low -V/sub t/ MOSFETs, Proceedings of ISCAS'95, International Symposium on Circuits and Systems, pp.1021-1024, 1995.
DOI : 10.1109/ISCAS.1995.519940

K. Bult, Analog Design in Deep Sub-Micron CMOS, IEEE European Solid-State Circuits Conference Proceedings, pp.126-132, 2000.

U. Moon, Switched-capacitor circuit techniques in submicron low-voltage CMOS, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361), pp.349-358, 1999.
DOI : 10.1109/ICVC.1999.820929

J. Crols and M. Steyaert, Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages, IEEE Journal of Solid-State Circuits, vol.29, issue.8, pp.936-942, 1994.
DOI : 10.1109/4.297698

J. T. Wu, 1.2V CMOS Switched-Capacitor Circuits IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.388-388, 1996.
URL : https://hal.archives-ouvertes.fr/in2p3-00024110

P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, pp.40-58, 2001.

P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, p.48, 2001.

R. Mendoza, CMOS leakage power at cell level, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006., pp.194-199, 2006.
DOI : 10.1109/DTIS.2006.1708658

Z. A. Weinberg, On tunneling in metal???oxide???silicon structures, Journal of Applied Physics, vol.53, issue.7, pp.5052-5056, 1982.
DOI : 10.1063/1.331336

R. Van-langevelde, Gate current: Modeling, ??L extraction and impact on RF performance, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), pp.13-15, 2001.
DOI : 10.1109/IEDM.2001.979486

B. Nauta, Analog, mixed signal and RF circuit design in nanometer CMOS, ISSCC Short-course, 2007.

W. K. Henson, Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100-nm regime, IEEE Transactions on Electron Devices, vol.47, issue.7, pp.1393-1400, 2000.
DOI : 10.1109/16.848282

P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, p.774, 2001.

B. Razavi, Design of Analog CMOS Integrated Circuits, p.199, 2001.

A. Van-der and . Ziel, Thermal Noise in Field-Effect Transistors, Proceedings of the IRE, pp.1808-1812, 1962.

B. Wang, MOSFET thermal noise modeling for analog integrated circuits, IEEE Journal of Solid-State Circuits, vol.29, issue.7, pp.833-835, 1994.
DOI : 10.1109/4.303722

B. Razavi, Design of Analog CMOS Integrated Circuits, p.202, 2001.

R. Brederlow, G. Wenig, and R. Thewes, Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions, 32nd European Solid-State Device Research Conference, pp.87-90, 2002.
DOI : 10.1109/ESSDERC.2002.194877

H. S. Bennett, RF and AMS, IEEE Circuits and Devices Magazine, vol.20, issue.6, pp.38-51, 2004.
DOI : 10.1109/MCD.2004.1364774

J. L. Plumb and E. R. Chenette, Flicker noise in transistors, IEEE Transactions on Electron Devices, vol.10, issue.5, pp.304-308, 1963.
DOI : 10.1109/T-ED.1963.15202

B. Razavi, Design of Analog CMOS Integrated Circuits, p.205, 2001.

P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, p.753, 2001.

P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, p.775, 2001.

C. Enz and G. C. Temes, Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization, Proceedings of the IEEE, vol.84, issue.11, pp.1584-1613, 1996.
DOI : 10.1109/5.542410

A. Hajimiri, A general theory of phase noise in electrical oscillators, IEEE Journal of Solid-State Circuits, vol.33, issue.2, pp.179-194, 1998.
DOI : 10.1109/4.658619

S. H. and -. Jen, Accurate Modeling and Parameter Extraction for MOS Transistors valid up to 10GHz, IEEE Transactions on Electron Devices, vol.46, issue.11, pp.2217-2227, 1999.

Y. Cheng, M. Jamal-deen, C. Modeling-for, and R. Ic-design, MOSFET Modeling for RF IC Design, IEEE Transactions on Electron Devices, vol.52, issue.7, pp.1286-1303, 2005.
DOI : 10.1109/TED.2005.850656

W. Y. Choi, Stable extraction of linearity (V/sub IP3/) for nanoscale RF CMOS devices, IEEE Microwave and Wireless Components Letters, vol.14, issue.2, pp.83-85, 2004.
DOI : 10.1109/LMWC.2003.818527

P. Wambacq and W. M. Sansen, Distorsion Analysis of Analog Integrated Circuits, 1998.

X. Aragonès, J. L. Gonzalez, F. Moll, and A. Rubio, Noise generation and coupling mechanisms in deep-submicron ICs, IEEE Design & Test of Computers, vol.19, issue.5, 2002.
DOI : 10.1109/MDT.2002.1033789

O. Valorge, Bruit d'Alimentation et Couplage par le Substrat dans les circuits Mixtes, Thèse de Doctorat, 2006.

H. Iwai, CMOS scaling for sub-90 nm to sub-10 nm, 17th International Conference on VLSI Design. Proceedings., 2004.
DOI : 10.1109/ICVD.2004.1260899

Y. Taur, CMOS scaling into the 21st century: 0.1 ??m and beyond, IBM Journal of Research and Development, vol.39, issue.1.2, pp.245-260, 1995.
DOI : 10.1147/rd.391.0245

E. Morifuji, Future perspective and scaling down roadmap for RF CMOS, IEEE Symposium on VLSI Digest of Technical Papers, pp.163-164, 1999.

C. P. Yue and S. S. Wong, Scalability of RF CMOS IEEE Radio Frequency Integrated Circuits Symposium Digest of Technical Papers, pp.53-56, 2005.

S. Chung, Foundry Technologies for Nano-scale RF Integration IEEE ISSCC08 GIRAFE Design Forum: Architectures and Circuit Techniques for, Nanoscale RF CMOS, 2008.

J. Pekarik, RFCMOS Technology from 0.25µm to 65nm: The State of the Art, IEEE Custom Integrated Circuits Conference Proceedings, pp.217-224, 2004.

J. Yuan, A charge sampling mixer with embedded filter function for wireless applications, Proc. 2nd Int. Conf. on Microwave and Millimeter Wave Technology, pp.315-318, 2000.

Y. Poberezhskiy and G. Poberezhskiy, Sampling technique allowing exclusion of antialiasing filter, Electronics Letters, vol.36, issue.4, pp.297-298, 2000.
DOI : 10.1049/el:20000284

S. Karvonen, T. A. Riley, and J. Kostamovaara, A CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.52, issue.2, pp.292-304, 2005.
DOI : 10.1109/TCSI.2004.841572

A. Mirzaei, R. Bagheri, S. Chehrazi, and A. Abidi, A second-order anti-aliasing prefilter for an SDR receiver, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005., pp.629-632, 2005.
DOI : 10.1109/CICC.2005.1568748

B. Razavi, RF Microelectronics, p.180, 1997.

D. Huang, S. Kao, and Y. Pang, A WiMAX Receiver with Variable Bandwidth of 2.5d-20 MHz and 93 dB Dynamic Range in 0.13-µm CMOS process, IEEE RFIC Symposium, pp.369-372, 2007.

M. Simon, An 802.11a/b/g RF Transceiver in an SoC, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.562-563, 2007.
DOI : 10.1109/ISSCC.2007.373544

E. Suarez, P. R. Gray, and D. A. Hodges, All-MOS charge redistribution analog-todigital conversion techniques, IEEE Journal of Solid-State Circuits, pp.379-385, 1975.

B. J. Sheu and C. M. Hu, Switch-induced error voltage on a switched capacitor, IEEE Journal of Solid-State Circuits, vol.19, issue.4, pp.519-525, 1984.
DOI : 10.1109/JSSC.1984.1052176

Y. Gu and M. Chen, A new quantitative model for weak inversion charge injection in MOSFET analog switches, IEEE Transactions on Electron Devices, vol.43, issue.2, pp.295-302, 1996.

Y. Ding and R. Harjani, A universal analytic charge injection model, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), pp.144-147, 2000.
DOI : 10.1109/ISCAS.2000.857047

G. E. Wegmann, F. Vittoz, and . Rahali, Charge injection in analog MOS switches, IEEE Journal of Solid-State Circuits, vol.22, issue.6, pp.1091-1097, 1987.
DOI : 10.1109/JSSC.1987.1052859

C. Eichenberger and W. , Dummy transistor compensation of analog MOS switches, IEEE Journal of Solid-State Circuits, vol.24, issue.4, pp.1143-1146, 1989.
DOI : 10.1109/4.34103

W. F. Lee and P. K. Chan, An Injection-Nulling Switch for Switched-Capacitor Circuit Applications, IEEE Transactions on Instrumentation and Measurement, vol.54, issue.6, pp.214-216, 2005.
DOI : 10.1109/TIM.2005.858136

B. Razavi, Design of Analog CMOS Integrated Circuits, pp.418-422, 2001.

B. Van-zeghbroeck, Principles of semiconductor devices and heterojunctions, 2008.

R. Mina, J. C. Grasset, and J. F. Naviner, Impact of charge injection on system-level performance of a discrete-time GSM receiver, 2006 13th IEEE International Conference on Electronics, Circuits and Systems, pp.494-497, 2006.
DOI : 10.1109/ICECS.2006.379833

S. Decoutere, Analog and RF performance perspectives of (sub-) 32nm CMOS, IEEE ISSCC08 GIRAFE Design Forum: Architectures and Circuit Techniques for Nanoscale RF CMOS, 2008.

S. Fili, ]. P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Fixed, nomadic, portable and mobile applications for 802.16-2004 and 802.16e WiMAX networks WiMAX Forum white papers Analysis and Design of Analog Integrated Circuits, pp.446-450, 2001.

]. P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, pp.633-664, 2001.

F. Montaudon, A Scalable 2.4-to-2.7GHz WiFi/WiMAX Discrete-Time Receiver in 65nm CMOS, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.362-364, 2008.
DOI : 10.1109/ISSCC.2008.4523207/mm1

M. Simon, A 802.11a/b/g RF Transceiver in an SoC " , IEEE International Solid- State Circuits Conference Digest of Technical Papers, pp.562-5635, 2007.