.. Single-loop-higher-order, 73 3.4.1.1 Cascade of integrators with distributed feedback (CIFB) structure, p.74

H. Multi-stage and .. ??-modulator-structures, 113 4.5.1 Cascade 2-1 HP Delta Sigma Modulator Structure 115 4.5.3 Quantization Noise Cancellation Filters' Designing, Second-Stage Quantizer Gain, p.117

A. S. Margulies, J. Iii, and . Mitola, Software defined radios: a technical challenge and a migration strategy, 1988 IEEE 5th International Symposium on Spread Spectrum Techniques and Applications, Proceedings. Spread Technology to Africa (Cat. No.98TH8333), pp.551-556, 1998.
DOI : 10.1109/ISSSTA.1998.723845

K. Muhammad, R. B. Staszewski, and D. Leipold, Digital RF processing: toward low-cost reconfigurable radios, IEEE Communications Magazine, vol.43, issue.8, pp.105-113, 2005.
DOI : 10.1109/MCOM.2005.1497564

A. Latiri, Architecture et conception de récepteur reconfigurable à échantillonnage RF pour les applications multistandard, 2008.

L. Joet, A. Dezzani, F. Montaudon, F. Badets, F. Sibille et al., Advanced 'Fs/2' discretetime GSM receiver in 90-nm CMOS, IEEE Asian Solid-State Circuits Conference, pp.371-374, 2006.

V. T. Nguyen, High-Pass ?? Modulator and its Application to Time-Interleaved ?? Converter, 2004.

V. T. Nguyen, P. Loumeau, and J. F. Naviner, High-pass ?? modulator: from system analysis to circuit design, Proceedings of the IEEE International Symposium on Circuits and Systems, 2006.

V. T. Nguyen, P. Desgreys, P. Loumeau, and J. F. Naviner, Noise analysis in high-pass ?? modulator, Instrumentation and Measurement Technology Conference Proceedings of the IEEE, pp.255-260, 2006.

V. T. Nguyen, P. Loumeau, and J. F. Naviner, Advantages of high-pass ?? modulators in interleaved ?? analog to digital converter, Circuits and Systems 45th Midwest Symposium on, pp.136-145, 2002.

A. Latiri, L. Joet, P. Desgreys, and P. Loumeau, Passive second-order anti-aliasing filter for RF sampling based receivers, Electronics Letters, vol.43, issue.1, pp.56-57, 2007.
DOI : 10.1049/el:20073341

Y. Yasuda, H. Inose, and J. Murakami, A telemetering system by code modulation ? ? ? modulation, IRE Transactions on Space Electronics and Telemetry, vol.8, pp.204-209, 1962.

B. E. Boser and B. A. Wooley, The design of sigma-delta modulation analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1298-1308, 1988.
DOI : 10.1109/4.90025

J. Silva, U. Moon, J. Steensgaard, and G. Temes, Wideband low-distortion deltasigma ADC topology, Electronics Letters, issue.8, p.44, 2008.

M. Oberst and R. Weigel, Delta???Sigma feedforward topology, Electronics Letters, vol.44, issue.8, pp.737-738, 2001.
DOI : 10.1049/el:20080640

V. T. Nguyen, P. Loumeau, and H. Fakhoury, Convertisseur sigma-delta, pp.8-58632, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00920972

V. T. Nguyen, P. Loumeau, and P. Benabes, Convertisseur sigma-delta. European Patent, pp.8-53213, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00920972

N. Maghari, S. Kwon, G. C. Temes, U. Moon, M. Sturdy et al., Sturdy MASH - modulator, Electronics Letters, vol.42, issue.22, pp.1269-1270, 2006.
DOI : 10.1049/el:20062718

G. Cauwenberghs and G. C. Temes, Adaptive calibration of multiple quantization oversampled A/D converters, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96, pp.512-515, 1996.
DOI : 10.1109/ISCAS.1996.539997

G. Cauwenberghs and G. C. Temes, Adaptive digital correction of analog errors in mash ADC's-part I: Off-line and blind on-line calibration, IEEE Transactions on Circuits and Systems-II:Analog and Digital Signal Processing, pp.47621-628, 2000.

Y. Yang, R. Shreier, G. C. Temes, and S. Kiaei, On-line adaptive digital correction of dual-quantisation delta???sigma modulators, Electronics Letters, vol.28, issue.16, pp.1511-1513, 1992.
DOI : 10.1049/el:19920960

S. Abdennadher, S. Kiaei, G. C. Temes, and R. Shreier, Adaptive selfcalibrating delta-sigma modulators, Electronics Letters, vol.28, issue.14, pp.1288-1289, 1992.
DOI : 10.1049/el:19920819

A. Wiesbauer and G. C. Temes, Adaptive digital compensation of analog circuit imperfections for cascaded ?? modulators, Proceedings of the 30th Asilomar Conference on Signals, Systems and Computers, 1996.

G. Cauwenberghs, Blind on-line digital calibration of multi-stage Nyquist-rate and oversampled A/D converters, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), pp.401-404, 1998.
DOI : 10.1109/ISCAS.1998.704515

P. Kiss, J. Silva, A. Wiesbauer, T. Sun, U. K. Moon et al., Adaptive digital correction of analog errors in mash adc's-part ii: Correction using test-signal injection, IEEE Transactions on Circuits and Systems-II:Analog and Digital Signal Processing, pp.47629-638, 2000.

P. Benabes, A. Gauthier, and R. Kielbasa, New high-order universal ???? modulator, Electronics Letters, vol.31, issue.1, pp.8-9, 1995.
DOI : 10.1049/el:19950040

N. Maghari, G. C. Temes, and U. Moon, Single-loop modulator with extended dynamic range, Electronics Letters, vol.44, issue.25, pp.1452-1453, 2008.
DOI : 10.1049/el:20082717

A. K. Ong and B. A. Wooley, A two-path bandpass ???? modulator for digital IF extraction at 20 MHz, IEEE Journal of Solid-State Circuits, vol.32, issue.12, pp.1920-1934, 1997.
DOI : 10.1109/4.643650

A. Tabatabaei and B. A. Wooley, A wideband bandpass sigma-delta modulator for wireless applications, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326), pp.91-92, 1999.
DOI : 10.1109/VLSIC.1999.797246

I. V. Connell and C. Lyden, A high pass switched capacitor ?? modulator, International Conference on Electronics, Circuits and Systems, pp.307-310, 2002.

V. T. Nguyen, P. Loumeau, and J. F. Naviner, An interleaved delta-sigma analog to digital converter with digital correction, Acoustics, Speech, and Signal Processing Proceedings. (ICASSP '02). IEEE International Conference on, p.4193, 2002.

B. Razavi, Design considerations for direct-conversion receivers, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, pp.428-435, 1997.
DOI : 10.1109/82.592569

R. Hartley, Single-sideband modulator, 1928.

D. K. Weaver, A Third Method of Generation and Detection of Single-Sideband Signals, Proc. IRE, pp.1703-1705, 1956.
DOI : 10.1109/JRPROC.1956.275061

A. Hairapetian, An 81MHz IF receiver in CMOS, Proceedings of the IEEE International Solid-State Circuits Conference, pp.56-57, 1996.

J. E. Eklund and R. Arvidsson, A 10b 120 MS/s multiple sampling single conversion CMOS A/D converter for I/Q demodulation, Proceedings of the IEEE International Solid-State Circuits Conference, pp.294-295, 1996.

S. Jantzi, K. Martin, and A. Sedra, A quadrature bandpass ???? modulator for digital radio, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers, pp.126-127, 1997.
DOI : 10.1109/ISSCC.1997.585339

A. A. Abidi, Direct-conversion radio transceivers for digital communications, IEEE Journal of Solid-State Circuits, vol.30, issue.12, pp.1399-1410, 1995.
DOI : 10.1109/4.482187

I. A. Vance, Fully integrated radio paging receiver, IEE Proceedings on Communications , Radar and Signal Processing, pp.2-6, 1982.
DOI : 10.1049/ip-f-1.1982.0002

J. F. Wilson, R. Youell, T. H. Richards, G. Luff, and R. Pilaski, A single-chip VHF and UHF receiver for radio paging, IEEE Journal of Solid-State Circuits, vol.26, issue.12, pp.1944-1950, 1991.
DOI : 10.1109/4.104188

A. Bateman and D. M. Haines, Direct conversion transceiver design for compact lowcost portable mobile radio terminals, Proceedings of the IEEE Vehicular Conference, pp.57-62, 1989.

S. A. Jantzi, K. Martin, M. Snelgrove, and A. S. Sedra, A complex bandpass ?? converter for digital radio, Proceedings of the IEEE International Symposium on Circuits and Systems, pp.453-456, 1994.

J. Crols and M. S. Steyaert, A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology, IEEE Journal of Solid-State Circuits, vol.30, issue.12, pp.1483-1492, 1995.
DOI : 10.1109/4.482196

P. R. Gray, Architectures and technologies for cmos RF transceivers, IEEE International Solid-State Circuits Conference, Short Course: RF cmos circuit design for Personal Communication Systems, pp.453-456, 1997.

Y. Sun and S. Signell, A generalized quadrature bandpass sampling in radio receivers, Proceedings of the 2005 conference on Asia South Pacific design automation , ASP-DAC '05, pp.1288-1291, 2005.
DOI : 10.1145/1120725.1121045

T. Riley, S. Karvonen, and J. Kostamovaara, A hilbert sampler/filter and complex bandpass SC filter for I/Q demodulation, Proceedings of the 26th European Solid- State Circuits Conference, ESSCIRC, pp.280-283, 2000.

R. G. Vaughan, N. L. Scott, and D. R. White, The theory of bandpass sampling, IEEE Transactions on Signal Processing, vol.39, issue.9, pp.1973-1984, 1991.
DOI : 10.1109/78.134430

Q. Gu, RF System Design of Transceivers for Wireless Communications, 2006.

H. Pekau and J. W. Haslett, Cascaded noise figure calculations for radio receiver circuits with noise-aliasing properties, IEE Proceedings on Circuits, Devices and Systems, pp.517-524, 2006.
DOI : 10.1049/ip-cds:20060023

F. Montaudon, R. Mina, S. L. Tual, L. Joet, D. Saias et al., A Scalable 2.4-to-2.7GHz WiFi/WiMAX Discrete-Time Receiver in 65nm CMOS, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.362-619, 2008.
DOI : 10.1109/ISSCC.2008.4523207/mm1

R. M. Gray, Quantization noise spectra, IEEE Transactions on Information Theory, vol.36, issue.6, pp.1220-1244, 1990.
DOI : 10.1109/18.59924

A. Rusu, B. R. Jose, M. Ismail, and H. Tenhunen, A dual-band sigma-delta modulator for GSM/WCDMA receivers, 2004.

W. L. Lee and C. G. Sodini, A topology for higher order interpolative coders, Proceedings of the IEEE International Symposium on Circuits and Systems, pp.459-462, 1987.

Z. Lin and W. Sheu, A generic multiple-feedback architecture and method for the design of high-order ? ? ? modulators, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, pp.465-473, 2002.

Y. Yin, H. Klar, and P. Wennekers, A novel broadband cascaded sigma-delta analogto-digital converter, Proceedings of the IASTED International Conference on Circuits , Signals, and Systems, pp.86-91, 2004.

P. Benabes, A. Gauthier, and D. Billet, New wideband sigma-delta convertor, Electronics Letters, vol.29, issue.17, pp.1575-1577, 1993.
DOI : 10.1049/el:19931050

P. Balmelli and Q. Huang, A 25MS/s 14b 200mW ??? Modulator in 0.18µm CMOS, IEEE Journal of Solid-State Circuits, vol.39, issue.12, pp.74-75, 2004.

A. Louis, B. A. Williams, and . Wooley, Third-order cascaded sigma-delta modulators, IEEE Transactions on Circuits and Systems, vol.38, issue.5, 1991.

R. T. Baird and T. S. Fiez, Improved ???? DAC linearity using data weighted averaging, Proceedings of ISCAS'95, International Symposium on Circuits and Systems, pp.13-16, 1995.
DOI : 10.1109/ISCAS.1995.521439

I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic et al., A 90dB SNR 2.5MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8x oversamling ratio, IEEE Journal of Solid-State Circuits, issue.12, pp.351820-1828, 2000.

F. Chen and B. H. Leung, A high resolution multibit sigma-delta modulator with individual level averaging, IEEE Journal of Solid-State Circuits, vol.30, issue.4, pp.453-460, 1995.
DOI : 10.1109/4.375966

R. Schreier and B. Zhang, Noise-shaped multibit D/A convertor employing unit elements, Electronics Letters, issue.20, pp.311712-1713, 1995.

I. I. Galton, Spectral shaping of circuit errors in digital-to-analog converters, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.44, issue.10, pp.808-817, 1997.
DOI : 10.1109/82.633435

M. S. Nejad and G. C. Temes, A high-resolution multibit Sigma Delta ADC with digital correction and relaxed amplifier requirements, IEEE Journal of Solid-State Circuits, vol.28, issue.6, pp.648-660, 1993.
DOI : 10.1109/4.217979

J. Silva, X. Wang, P. Kiss, U. Moon, and G. C. Temes, Digital techniques for improved ?? data conversion, Proceedings of the IEEE Custom Integrated Circuits Conference, pp.183-190, 2002.

B. P. Brandt and B. A. Wooley, A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion, IEEE Journal of Solid-State Circuits, vol.26, issue.12, pp.1746-1756, 1991.
DOI : 10.1109/4.104165

J. C. Candy, A Use of Double Integration in Sigma Delta Modulation, IEEE Transactions on Communications, vol.33, issue.3, pp.249-258, 1985.
DOI : 10.1109/TCOM.1985.1096276

L. J. Breems, R. Rutten, and G. Wetzker, A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth, IEEE Journal of Solid-State Circuits, vol.39, issue.12, pp.2152-2160, 2004.
DOI : 10.1109/JSSC.2004.836245

R. Schoofs, M. S. Steyaert, and W. M. Sansen, A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.54, issue.1, pp.209-217, 2007.
DOI : 10.1109/TCSI.2006.887455

A. D. Giandomenico, S. Paton, A. Wiesbauer, L. Hernandez, T. Potscher et al., A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13 µm cmos, IEEE European Solid-State Circuits Conference, pp.233-236, 2003.

G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue et al., A 20- mw 640-MHz CMOS continuous-time ?? ADC with 20-MHz signal bandwdith, 80-dB dynamic range and 12-bit ENOB, IEEE Journal of Solid-State Circuits, issue.12, pp.412641-2649, 2006.

S. D. Kulchycki, R. Trofin, K. Vleugels, and B. A. Wooley, A 77-dB dynamic range, 7.5-MHz hybrid continuous-time/discrete-time cascaded ?? modulator. Solid-State Circuits, IEEE Journal, vol.43, issue.4, pp.796-804, 2008.

H. H. Tao, L. Toth, and J. M. Khoury, Analysis of timing jitter in bandpass sigma-delta modulators, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.8, pp.991-1001, 1999.
DOI : 10.1109/82.782040

P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato et al., Behavioral modeling of switched-capacitor sigma-delta modulators. Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol.50, issue.3, pp.352-364, 2003.

C. C. Enz and G. C. Temes, Circuit techniques for reducing reducing the effects of opamp imperfections: autozeroing, correlated double sampling and chopper stabilization, Proceedings IEEE, vol.46, pp.991-1001, 1999.

H. Zare-hoseini, I. Kale, and O. Shoaei, Modeling of switched-capacitor delta-sigma modulators in simulink. Instrumentation and Measurement, IEEE Transactions on, vol.54, issue.4, pp.1646-1654, 2005.

F. Medeiro, B. Perez-verdu, A. Rodriguez-vazquez, and J. L. Huertas, Modeling opamp-induced harmonic distortion for switched-capacitor ???? modulator design, Proceedings of IEEE International Symposium on Circuits and Systems, ISCAS '94, pp.445-448, 1994.
DOI : 10.1109/ISCAS.1994.409405

C. C. Enz and G. C. Temes, Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization, Proceedings of the IEEE, pp.1584-1614, 1996.
DOI : 10.1109/5.542410

K. C. Hsieh, P. R. Gray, D. Senderowicz, and D. G. Messerschmitt, A low-noise chopper-stabilized differential switched-capacitor filtering technique, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.708-715, 1981.
DOI : 10.1109/ISSCC.1981.1156191

L. Toth and Y. P. Tsividis, Generalization of the principle of chopper stabilization, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.50, issue.8, pp.975-983, 2003.
DOI : 10.1109/TCSI.2003.815188

H. Petit and J. F. Naviner, Modèle linéaire de quantificateur pour la synthèse de modulateur sigma-delta cascade, TAISA, 2001.

P. Singh and F. Maloberti, Design considerations for band-pass sigma delta modulators, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), pp.336-339, 2001.
DOI : 10.1109/ISCAS.2001.921861

Y. Dong and A. Opal, Time-domain thermal noise simulation of switched capacitor circuits and delta-sigma modulators, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.19, issue.4, pp.473-481, 2000.
DOI : 10.1109/43.838996

J. Kasdin, Discrete simulation of colored noise and stochastic processes and 1/f/sup ??/ power law noise generation, The Proceedings of the IEEE, pp.802-827, 1995.
DOI : 10.1109/5.381848

H. Fakhoury, C. Jabbour, H. Khushk, V. T. Nguyen, and P. Loumeau, A 65nm CMOS EDGE/UMTS/WLAN tri-mode four-channel time-interleaved ?? ADC, Proceedings of the IEEE International Symposium on Circuits and Systems, pp.336-339, 2001.

A. N. Karanicolas, K. O. Kenneth, and J. Y. Wang, A high-frequency fully differential BiCMOS operational amplifier, IEEE Journal of Solid-State Circuits, vol.26, issue.3, pp.203-208, 1991.
DOI : 10.1109/4.74997

G. C. Temes, Finite amplifier gain and bandwidth effects in switched-capacitor filters. Solid-State Circuits, IEEE Journal, vol.15, issue.3, pp.358-361, 1980.