Skip to Main content Skip to Navigation

Methods and architectures based on modular redundancy for fault-tolerant combinational circuits

Abstract : In this thesis, we mainly take into account the representative technique Triple Module Redundancy (TMR) as the reliability improvement technique. A voter is an necessary element in this kind of fault-tolerant architectures. The importance of reliability in majority voter is due to its application in both conventional fault-tolerant design and novel nanoelectronic systems. The property of a voter is therefore a bottleneck since it directly determines the whole performance of a redundant fault-tolerant digital IP (such as a TMR configuration). Obviously, the efficacy of TMR is to increase the reliability of digital IP. However, TMR sometimes could result in worse reliability than a simplex function module could. A better understanding of functional and signal reliability characteristics of a 3-input majority voter (majority voting in TMR) is studied. We analyze them by utilizing signal probability and boolean difference. It is well known that the acquisition of output signal probabilities is much easier compared with the obtention of output reliability. The results derived in this thesis proclaim the signal probability requirements for inputs of majority voter, and thereby reveal the conditions that TMR technique requires. This study shows the critical importance of error characteristics of majority voter, as used in fault-tolerant designs. As the flawlessness of majority voter in TMR is not true, we also proposed a fault-tolerant and simple 2-level majority voter structure for TMR. This alternative architecture for majority voter is useful in TMR schemes. The proposed solution is robust to single fault and exceeds those previous ones in terms of reliability.
Keywords : System architecture
Document type :
Complete list of metadata

Cited literature [100 references]  Display  Hide  Download
Contributor : ABES STAR :  Contact
Submitted on : Monday, January 20, 2014 - 10:32:09 AM
Last modification on : Tuesday, June 29, 2021 - 3:04:28 AM
Long-term archiving on: : Tuesday, April 22, 2014 - 11:55:20 AM


Version validated by the jury (STAR)


  • HAL Id : pastel-00933194, version 1



Tian Ban. Methods and architectures based on modular redundancy for fault-tolerant combinational circuits. Other. Télécom ParisTech, 2012. English. ⟨NNT : 2012ENST0038⟩. ⟨pastel-00933194⟩



Record views


Files downloads