13 7 a. Structure d'un BLE b, p.13 ,
Tolerant Multiplexer Using Differential Logic for FPGAs, Arwa Ben Dhia, Mariem Slimani and Lirida Naviner, Mixed Design of Integrated Circuits and Systems (MIXDES) 21st IEEE International Conference on, 2014. ,
A simple fault-tolerant digital voter circuit in TMR nanoarchitectures, Proceedings of the 8th IEEE International NEWCAS Conference 2010, pp.269-272, 2010. ,
DOI : 10.1109/NEWCAS.2010.5603933
URL : https://hal.archives-ouvertes.fr/hal-00637639
Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits, Microelectronics Reliability, vol.49, issue.12, pp.1573-1577, 2009. ,
DOI : 10.1016/j.microrel.2009.08.001
FIFA: A fault-injection???fault-analysis-based tool for reliability assessment at RTL level, Microelectronics Reliability, vol.51, issue.9-11, pp.1459-1463, 2011. ,
DOI : 10.1016/j.microrel.2011.06.017
URL : https://hal.archives-ouvertes.fr/hal-00627134
Reliability analysis of combinational circuits based on a probabilistic binomial model, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, pp.310-313, 2008. ,
DOI : 10.1109/NEWCAS.2008.4606383
Mentor Graphics Tessent CellModelGen Tool Available: http://www.mentor.com/products/silicon-yield ,
Probabilistic Logics and the Synthesis of Reliable Organisms From Unreliable Components, Automata Studies, 1956. ,
DOI : 10.1515/9781400882618-003
Reliable circuits using less reliable relays, Journal of the Franklin Institute, vol.262, issue.3, pp.191-208, 1956. ,
DOI : 10.1016/0016-0032(56)90559-2
An innovative die to wafer 3D integration scheme: Die to wafer oxide or copper direct bonding with planarised oxide inter-die filling, 3D System Integration, pp.1-4, 2009. ,
Yield enhancement challenges for 90 nm and beyond, Advanced Semiconductor Manufacturing Conference and Workshop, 2003 IEEEI/SEMI, pp.262-265, 2003. ,
DOI : 10.1109/ASMC.2003.1194504
Selective hardening methodology for combinational logic, 2012 13th Latin American Test Workshop (LATW), pp.1-6, 2012. ,
DOI : 10.1109/LATW.2012.6261262
URL : https://hal.archives-ouvertes.fr/hal-00695808
Optimization of the Averaging Reliability Technique Using Low Redundancy Factors for Nanoscale Technologies, IEEE Transactions on Nanotechnology, vol.8, issue.3, pp.379-390, 2009. ,
DOI : 10.1109/TNANO.2008.2009761
Conception Robuste de Circuits Numériques à Technologies Nanométriques, École Nationale Supérieure des Télécommunications, 2012. ,
A single FPGA embedded framework for secondary user in cognitive network, Communication Technology (ICCT) 12th IEEE International Conference on, pp.881-884, 2010. ,
Design of an FPGA-based electronic flow regulator (EFR) for spacecraft propulsion system, Advances in Space Research, vol.47, issue.3, 2011. ,
DOI : 10.1016/j.asr.2010.08.035
Built-in Self Repair by Reconfiguration of FPGAs, 12th IEEE International On-Line Testing Symposium (IOLTS'06), 2006. ,
DOI : 10.1109/IOLTS.2006.13
Fault Tolerance Implementation within SRAM Based FPGA Design Based upon the Increased Level of Single Event Upset Susceptibility, 12th IEEE International On-Line Testing Symposium (IOLTS'06), p.3, 2006. ,
DOI : 10.1109/IOLTS.2006.36
A reliable fault classifier for dependable systems on SRAM-based FPGAs, 2011 IEEE 17th International On-Line Testing Symposium, pp.92-97, 2011. ,
DOI : 10.1109/IOLTS.2011.5993817
A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, pp.305-308, 2010. ,
DOI : 10.1109/DDECS.2010.5491763
Fundamental Concepts of Dependability, 2000. ,
Integrated circuit yield statistics, Proceedings of the IEEE, pp.453-470, 1983. ,
DOI : 10.1109/PROC.1983.12619
Trends and challenges in VLSI circuit reliability, IEEE Micro, vol.23, issue.4, pp.14-19, 2003. ,
DOI : 10.1109/MM.2003.1225959
Defect tolerance in VLSI circuits: techniques and yield analysis, Proceedings of the IEEE, pp.1819-1838, 1998. ,
DOI : 10.1109/5.705525
</title> </titles> <publication_date> <month>02</month> <year>2012</year> </publication_date> <pages> <first_page>64</first_page> <last_page>64</last_page> </pages> <publisher_item> <item_number item_number_type='arNumber'>6198433</item_number> </publisher_item> <doi_data> <doi>10.1109/MDT.2012.2196611</doi> <resource>http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6198433</resource> </doi_data> </journal_article> <journal_article> <titles> <title><![CDATA[</title> </titles> <publication_date> <month>02</month> <year>2012</year> </publication_date> <pages> <first_page>72</first_page> <last_page>72</last_page> </pages> <publisher_item> <item_number item_number_type='arNumber'>6198434</item_number> </publisher_item> <doi_data> <doi>10.1109/MDT.2012.2196612</doi> <resource>http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6198434</resource> </doi_data> </journal_article> <journal_article> <titles> <title><![CDATA[</title> </titles> <publication_date> <month>02</month> <year>2012</year> </publication_date> <pages> <first_page>79</first_page> <last_page>79</last_page> </pages> <publisher_item> <item_number item_number_type='arNumber'>6198435</item_number> </publisher_item> <doi_data> <doi>10.1109/MDT.2012.2196613</doi> <resource>http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6198435</resource> </doi_data> </journal_article> <journal_article> <titles> <title><![CDATA[Determining a Failure Root Cause Distribution From a Population of Layout-Aware Scan Diagnosis Results, IEEE Design & Test of Computers, vol.29, issue.1, pp.8-18, 2012. ,
DOI : 10.1109/MDT.2011.2178386
VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.5, issue.4, pp.541-556, 1986. ,
Test pattern generation for benchmark circuits using LFSR, 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT), pp.1-6, 2013. ,
DOI : 10.1109/ICCCNT.2013.6726500
Satisfiability-based test generation for nonseparable rtl controller-datapath circuits Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.25, issue.3, pp.544-557, 2006. ,
Compact test sets for high defect coverage Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.16, issue.8, pp.923-930, 1997. ,
Resistive Shorts" within CMOS Gates, Test Conference Proceedings., International, p.292, 1991. ,
Fault modelling and accelerated simulation of integrated circuits manufacturing defects under process variation, 2013. ,
Test challenges in nanometer technologies, Proceedings IEEE European Test Workshop, pp.209-2181012203009875, 2001. ,
DOI : 10.1109/ETW.2000.873783
Intermittent faults in VLSI circuits, Proceedings of IEEE Workshop on System Effects of Logic Soft Errors, 2006. ,
Radiation-induced soft errors in advanced semiconductor technologies, IEEE Transactions on Device and Materials Reliability, vol.5, issue.3, pp.305-316, 2005. ,
DOI : 10.1109/TDMR.2005.853449
Basic mechanisms and modeling of single-event upset in digital microelectronics, IEEE Transactions on Nuclear Science, vol.50, issue.3, pp.583-602813129, 2003. ,
DOI : 10.1109/TNS.2003.813129
Radiation-induced Soft Errors: A Chip-level Modeling Perspective, Foundations and Trends?? in Electronic Design Automation, vol.11, issue.2-3, pp.99-221, 2010. ,
DOI : 10.1561/1000000018
Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations, Device and Materials Reliability, 2005. ,
DOI : 10.1109/TDMR.2005.856487
Fault-Secure Interface Between Fault-Tolerant RAM and Transmission Channel Using Systematic Cyclic Codes, 13th IEEE International On-Line Testing Symposium (IOLTS 2007), pp.199-200, 2007. ,
DOI : 10.1109/IOLTS.2007.32
The 90 nm Double-DICE storage element to reduce Single-Event upsets, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, pp.463-466, 2009. ,
DOI : 10.1109/MWSCAS.2009.5236054
Scrubbing with partial side information for radiation-tolerant memory, 2010 IEEE Globecom Workshops, pp.1941-1945, 2010. ,
DOI : 10.1109/GLOCOMW.2010.5700282
Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies, IEEE Transactions on Nuclear Science, vol.54, issue.6, 2007. ,
DOI : 10.1109/TNS.2007.910125
Modeling the effect of technology trends on the soft error rate of combinational logic, Proceedings International Conference on Dependable Systems and Networks, pp.389-398, 2002. ,
DOI : 10.1109/DSN.2002.1028924
Fiabilité du Signal des Circuits Logiques Combinatoires sous Fautes Simultanées Multiples, 2009. ,
Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices, 2006 IEEE International Reliability Physics Symposium Proceedings, pp.217-225, 2006. ,
DOI : 10.1109/RELPHY.2006.251220
Characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability, 2011 IEEE/IFIP 41st International Conference on Dependable Systems & Networks (DSN), pp.323-334, 2011. ,
DOI : 10.1109/DSN.2011.5958246
FPGA -field-programmable gate array ,
Benchmark designs for the quartus university interface program (QUIP), pp.41-43, 2005. ,
Optimized local interconnect for clusterbased mesh FPGA architecture, Microelectronics, 2008. ICM 2008. International Conference on, pp.15-18, 2008. ,
Differential pair routing to balance dual signals of WDDL designs in cluster-based Mesh FPGA, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), pp.1-4, 2011. ,
DOI : 10.1109/ReCoSoC.2011.5981528
URL : https://hal.archives-ouvertes.fr/hal-01286036
FPGA Architecture: Survey and Challenges Foundations and Trends in Electronic Design Automation, 2008. ,
The Stratix II logic and routing architecture, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , FPGA '05, pp.14-20, 2005. ,
DOI : 10.1145/1046192.1046195
Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy, ACM Transactions on Reconfigurable Technology and Systems, vol.1, issue.1, pp.1-628, 2008. ,
DOI : 10.1145/1331897.1331902
FPGA -field-programmable gate array ,
Programmable Gate Array, Switch Box and Logic Unit for such an Array, 2010. ,
Timing-driven placement for hierarchical programmable logic devices, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays , FPGA '01, pp.3-11, 2001. ,
DOI : 10.1145/360276.360286
Hierarchical interconnection structures for field programmable gate arrays Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.5, issue.2, pp.186-196, 1997. ,
Routing architectures for hierarchical field programmable gate arrays, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp.475-478, 1994. ,
DOI : 10.1109/ICCD.1994.331954
Efficient tree topology for FPGA interconnect network, Proceedings of the 18th ACM Great Lakes symposium on VLSI , GLSVLSI '08, pp.321-326, 2008. ,
DOI : 10.1145/1366110.1366186
Evaluation of Hierarchical FPGA partitioning methodologies based on architecture Rent Parameter, 2006 Ph.D. Research in Microelectronics and Electronics, 2006. ,
DOI : 10.1109/RME.2006.1689902
URL : https://hal.archives-ouvertes.fr/hal-01338243
Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation, Proceedings of the 2003 international workshop on System-level interconnect prediction , SLIP '03, 2003. ,
DOI : 10.1145/639929.639936
Fault injection techniques and tools, Computer, vol.30, issue.4, pp.75-82, 1997. ,
DOI : 10.1109/2.585157
NANOLAB???A Tool for Evaluating Reliability of Defect-Tolerant Nanoarchitectures, IEEE Transactions On Nanotechnology, vol.4, issue.4, pp.381-394, 2005. ,
DOI : 10.1109/TNANO.2005.851290
Monte Carlo-based assessment of system availability. A case study for cogeneration plants, Reliability Engineering & System Safety, vol.88, issue.3, pp.273-289, 2005. ,
DOI : 10.1016/j.ress.2004.07.018
Discrete Event System Simulation, 2008. ,
Sequential Circuit Fault Simulation Using Logic Emulation Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.17, issue.8, pp.724-736, 1998. ,
Exploiting circuit emulation for fast hardness evaluation, IEEE Transactions on Nuclear Science, vol.48, issue.6, pp.2210-2216, 2001. ,
DOI : 10.1109/23.983197
Thesic+: A flexible system for SEE testing, Proceedings of RADECS, 2002. ,
Single-event-upset-like fault injection: a comprehensive framework, IEEE Transactions on Nuclear Science, vol.52, issue.6, pp.2205-2209, 2005. ,
DOI : 10.1109/TNS.2005.860689
URL : https://hal.archives-ouvertes.fr/hal-00022050
Reliability limits of tmr implemented in a sram-based fpga: Heavy ion measures vs. fault injection predictions, Test Workshop (LATW), pp.1-5, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-00672434
Modular dynamic reconfiguration in Virtex FPGAs, Computers and Digital Techniques, pp.157-164, 2006. ,
DOI : 10.1049/ip-cdt:20050176
Using Run-time Reconfiguration for Fault Injection in Hardware Prototypes, Defect and Fault Tolerance in VLSI Systems Proceedings. 17th IEEE International Symposium on, pp.245-253, 2002. ,
URL : https://hal.archives-ouvertes.fr/hal-00015042
A New Approach to Estimate the Effect of Single Event Transients in Complex Circuits, IEEE Transactions on Nuclear Science, vol.54, issue.4, pp.1018-1024, 2007. ,
DOI : 10.1109/TNS.2007.895549
FuSE - a hardware accelerated HDL fault injection tool, 2009 5th Southern Conference on Programmable Logic (SPL), pp.89-94, 2009. ,
DOI : 10.1109/SPL.2009.4914906
Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation, IEEE Transactions on Nuclear Science, vol.54, issue.1, pp.252-261, 2007. ,
DOI : 10.1109/TNS.2006.889115
Soft Error Sensitivity Evaluation of Microprocessors by Multilevel Emulation-Based Fault Injection, IEEE Transactions on Computers, vol.61, issue.3, pp.313-322, 2012. ,
DOI : 10.1109/TC.2010.262
Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices, Design, Automation and Test in Europe, pp.282-287, 2005. ,
DOI : 10.1109/DATE.2005.47
URL : https://hal.archives-ouvertes.fr/hal-00181530
Reliability of logic circuits under multiple simultaneous faults, 2008 51st Midwest Symposium on Circuits and Systems, pp.265-268, 2008. ,
DOI : 10.1109/MWSCAS.2008.4616787
Signal probability for reliability evaluation of logic circuits, Microelectronics Reliability, vol.48, issue.8-9, pp.1586-1591, 2008. ,
DOI : 10.1016/j.microrel.2008.07.002
The Probability of a Correct Output from a Combinational Circuit, IEEE Transactions on Computers, vol.24, issue.5, 1975. ,
DOI : 10.1109/T-C.1975.224257
Exact reliability analysis of combinational logic circuits, IEEE Transactions on Reliability, vol.37, issue.5, 1988. ,
DOI : 10.1109/24.9870
Reliability evaluation of combinational logic circuits by symbolic simulation, Proceedings 13th IEEE VLSI Test Symposium, 1995. ,
DOI : 10.1109/VTEST.1995.512643
A probabilistic approach to nano-computing, " in in IEEE non-silicon computer workshop, 2003. ,
Scalable probabilistic computing models using Bayesian networks, 48th Midwest Symposium on Circuits and Systems, 2005., pp.712-715, 2005. ,
DOI : 10.1109/MWSCAS.2005.1594200
Probabilistic decision diagrams for exact probabilistic analysis, 2007 IEEE/ACM International Conference on Computer-Aided Design, pp.266-272, 2007. ,
DOI : 10.1109/ICCAD.2007.4397276
Reliability Analysis of Logic Circuits Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.28, issue.3, pp.392-405, 2009. ,
RALF: Reliability Analysis for Logic Faults — An exact algorithm and its applications, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp.783-788, 2010. ,
DOI : 10.1109/DATE.2010.5456947
Decomposable negation normal form, Journal of the ACM, vol.48, issue.4, pp.608-647, 2001. ,
DOI : 10.1145/502090.502091
Fast reliability analysis of combinatorial logic circuits using conditional probabilities Microelectronics Reliability, 21st European Symposium on the Reliability of Electron Devices, Failure Physics and Analysis. [Online]. Available, pp.1215-1218, 2010. ,
Fast Reliability Analysis Method for Sequential Logic Circuits, 2011 21st International Conference on Systems Engineering, pp.352-356, 2011. ,
DOI : 10.1109/ICSEng.2011.70
Reliability evaluation of logic circuits using probabilistic gate models, Microelectronics Reliability, vol.51, issue.2, pp.468-476, 2011. ,
DOI : 10.1016/j.microrel.2010.07.154
SNaP: a Novel Hybrid Method for Circuit Reliability Assessment Under Multiple Faults Microelectronics Reliability, 2013. ,
Probabilistic Logics and the Synthesis of Reliable Organisms From Unreliable Components, Automata Studies, vol.34, pp.43-99, 1956. ,
DOI : 10.1515/9781400882618-003
A comparison of voting strategies for fault-tolerant distributed systems, Proceedings Ninth Symposium on Reliable Distributed Systems, pp.136-145, 1990. ,
DOI : 10.1109/RELDIS.1990.93959
Procédé de durcissement logique par partitionnement d un circuit électronique ,
Enhancing Reliability of Combinational Circuits against Soft Errors by Using a Generalized Modular Redundancy Scheme, 2013 International Symposium on Electronic System Design, pp.62-66, 2013. ,
DOI : 10.1109/ISED.2013.19
Failure-tolerant computer design, 1965. ,
Defects Tolerant Logic Gates for Unreliable Future Nanotechnologies, Proceedings of the 9th international work conference on Artificial neural networks, ser. IWANN'07, 2007. ,
DOI : 10.1007/978-3-540-73007-1_52
URL : https://hal.archives-ouvertes.fr/hal-00547514
Defect Tolerance Inspired by Artificial Evolution, 2008 IEEE Computer Society Annual Symposium on VLSI, pp.28-33, 2008. ,
DOI : 10.1109/ISVLSI.2008.77
Evolving hardware with genetic learning: A first step towards building a darwin machine, From Animals to Animats 2: Proceedings of the Second International Conference on Simulation of Adaptive Behavior, pp.417-424, 1993. ,
Introduction to Evolutionary Computing, 2003. ,
A new evolutionary algorithm inspired by the selfish gene theory, 1998 IEEE International Conference on Evolutionary Computation Proceedings. IEEE World Congress on Computational Intelligence (Cat. No.98TH8360), pp.575-580, 1998. ,
DOI : 10.1109/ICEC.1998.700092
Evolving fault tolerant systems, 1st International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications (GALESIA), pp.524-529, 1995. ,
DOI : 10.1049/cp:19951102
Evolutionary strategies and intrinsic fault tolerance, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001, pp.98-106, 2001. ,
DOI : 10.1109/EH.2001.937951
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.20.8872
Evolved fault tolerance in evolvable hardware, Proceedings of the 2002 Congress on Evolutionary Computation. CEC'02 (Cat. No.02TH8600), pp.1267-1271, 2002. ,
DOI : 10.1109/CEC.2002.1004425
Robot fault-tolerance using an embryonic array, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings., pp.91-100, 2003. ,
DOI : 10.1109/EH.2003.1217651
An efficient fault-tolerant VLSI architecture using parallel evolvable hardware technology, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004., pp.97-103, 2004. ,
DOI : 10.1109/EH.2004.1310816
Fault-tolerant evolvable hardware using field-programmable transistor arrays, IEEE Transactions on Reliability, vol.49, issue.3, pp.305-316, 2000. ,
DOI : 10.1109/24.914547
A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs, Proceedings Of The Fifth International Conference On Evolvable Systems (ICESâ ? A ´ Z03), pp.47-56, 2003. ,
DOI : 10.1007/3-540-36553-2_5
The Route to a Defect Tolerant LUT Through Artificial Evolution Genetic Programming and Evolvable Machines, pp.281-303, 2011. ,
Cascode voltage switch logic: A differential cmos logic family, " in Solid-State Circuits Conference. Digest of Technical Papers, IEEE International, vol.XXVII, pp.16-17, 1984. ,
Fault-tolerance of robust feedforward architecture using single-ended and differential deep-submicron circuits under massive defect density, Neural Networks, 2006. IJCNN '06. International Joint Conference on, pp.2771-2778, 2006. ,
Column-Based Precompiled Configuration Techniques for FPGA, Programmable Custom Computing Machines, 2001. FCCM '01. The 9th Annual IEEE Symposium on, pp.137-146, 2001. ,
Fault detection and avoidance of FPGA in various granularities, 22nd International Conference on Field Programmable Logic and Applications (FPL), pp.539-542, 2012. ,
DOI : 10.1109/FPL.2012.6339274
Defect and fault tolerance FPGAs by shifting the configuration data, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99), pp.377-385, 1999. ,
DOI : 10.1109/DFTVS.1999.802905
Fault Tolerance in FPGA through Horse Shifting, 2012 Fifth International Conference on Emerging Trends in Engineering and Technology, pp.228-232, 2012. ,
DOI : 10.1109/ICETET.2012.51
Low overhead fault-tolerant FPGA systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.6, issue.2, pp.212-221, 1998. ,
DOI : 10.1109/92.678870
FPGA defect tolerance: impact of granularity., Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., pp.189-196, 2005. ,
DOI : 10.1109/FPT.2005.1568545
Altera's patented redundancy technology dramatically increases yields on highdensity APEX 20KE devices, 2000. ,
Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement, International Conference on Field Programmable Logic and Applications, 2005., 2005. ,
DOI : 10.1109/FPL.2005.1515731
Design of switching blocks tolerating defects/faults in FPGA interconnection resources, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.134-142, 2000. ,
DOI : 10.1109/DFTVS.2000.887151
The effect of LUT and cluster size on deep-submicron FPGA performance and density Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.12, issue.3, pp.288-298, 2004. ,
Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization), Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays , FPGA '99, pp.69-78, 1999. ,
DOI : 10.1145/296399.296431
FPGA -field-programmable gate array ,
A unified treatment of Cooley-Tukey algorithms for the evaluation of the multidimensional DFT, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.29, issue.5, pp.1011-1018, 1981. ,
DOI : 10.1109/TASSP.1981.1163687
A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921), pp.121-128, 2004. ,
DOI : 10.1109/FPT.2004.1393259
Exploring medical device reliability and its relationship to safety and effectiveness, Product Compliance Engineering, pp.1-5, 2009. ,