Stochastic Model of a Metastability-Based True Random Number Generator, Trust and Trustworthy Computing, pp.92-105, 2013. ,
DOI : 10.1007/978-3-642-38908-5_7
Design methodology of an ASIC TRNG based on an openloop delay chain, New Circuits and Systems Conference (NEW-CAS), 2013 IEEE 11th International, pp.1-4, 2013. ,
FPGA Design of an Open-Loop True Random Number Generator, 2013 Euromicro Conference on Digital System Design, pp.615-622, 2013. ,
DOI : 10.1109/DSD.2013.73
ASIC enhancement of a delay chains based true random number generator, Under preparation. References [Aas12] Paul. Ampadu, author., and SpringerLink (Online service) ,
Phase noise and jitter in cmos ring oscillators. Solid-State Circuits, IEEE Journal, issue.8, pp.411803-1816, 2006. ,
Analysis and performance evaluation of area-efficient true random bit generators on FPGAs, 2008 IEEE International Symposium on Circuits and Systems, pp.1572-1575, 2008. ,
DOI : 10.1109/ISCAS.2008.4541732
Metastable recovery in virtex-ii pro fpgas, 2005. ,
What makes a smart card secure? a smart card alliance contactless and mobile payments council white paper, 2008. ,
CMOS Circuit Design, Layout, and Simulation, 2010. ,
Contactless electromagnetic active attack on ring oscillator based true random number generator, Proceedings of the Third international conference on Constructive Side-Channel Analysis and Secure Design, COSADE'12, pp.151-166, 2012. ,
Electromagnetic analysis on ring oscillator-based true random number generators, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp.1954-1957, 2013. ,
DOI : 10.1109/ISCAS.2013.6572251
URL : https://hal.archives-ouvertes.fr/ujm-00833855
Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures, Proceedings of the IEEE, pp.3056-3076, 2012. ,
DOI : 10.1109/JPROC.2012.2188769
URL : https://hal.archives-ouvertes.fr/hal-01110932
Ring oscillators for cmos process tuning and variability control. Semiconductor Manufacturing, IEEE Transactions on, vol.19, issue.1, pp.10-18, 2006. ,
Model of a true random number generator aimed at cryptographic applications, 2006 IEEE International Symposium on Circuits and Systems, 2006. ,
DOI : 10.1109/ISCAS.2006.1693909
URL : https://hal.archives-ouvertes.fr/ujm-00307647
A Self-Timed Ring Based True Random Number Generator, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems, pp.99-106, 2013. ,
DOI : 10.1109/ASYNC.2013.15
URL : https://hal.archives-ouvertes.fr/ujm-00840593
Attack and Improvement of a Secure S-Box Calculation Based on the Fourier Transform, CHES, pp.1-14, 2008. ,
DOI : 10.1007/978-3-540-85053-3_1
Seu strategies for virtex-5 devices. application note: Virtex-5 family ,
Analysis and Improvement of the Random Delay Countermeasure of CHES 2009, Cryptographic Hardware and Embedded Systems, pp.95-109, 2009. ,
DOI : 10.1007/978-3-642-15031-9_7
On the Security of Random Sources, Public Key Cryptography, pp.29-42, 1999. ,
DOI : 10.1007/3-540-49162-7_3
A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '10, pp.167-176, 2010. ,
DOI : 10.1145/1723112.1723142
High-Speed True Random Number Generation with Logic Gates Only, CHES, pp.45-62, 2007. ,
DOI : 10.1007/978-3-540-74735-2_4
Fast True Random Generator in FPGAs, 2007 IEEE Northeast Workshop on Circuits and Systems, pp.506-509, 2007. ,
DOI : 10.1109/NEWCAS.2007.4487970
High speed true random number generator based on open loop structures in FPGAs, Microelectronics Journal, vol.40, issue.11, pp.1650-1656, 2009. ,
DOI : 10.1016/j.mejo.2009.02.004
How to Predict the Output of a Hardware Random Number Generator, Cryptographic Hardware and Embedded Systems -CHES 2003, pp.181-188, 2003. ,
DOI : 10.1007/978-3-540-45238-6_15
Bad and Good Ways of Post-processing Biased Physical Random Numbers, Fast Software Encryption, pp.137-152, 2007. ,
DOI : 10.1007/978-3-540-74619-5_9
Rdieharder: An r interface to the dieharder suite of random number generator tests, 2007. ,
Randomness recommandations for security, 2005. ,
High Performance True Random Number Generator in Altera Stratix FPLDs, Field Programmable Logic and Application, p.555 ,
DOI : 10.1007/978-3-540-30117-2_57
A simple pll-based true random number generator for embedded digital systems, Computing and Informatics, pp.5-6, 2004. ,
Characterizing metastability practical measurement techniques to accurately determine "device dependent coefficients" used to predict synchronizer mtbf, Asynchronous Circuits and Systems, International Symposium on, p.175, 1996. ,
DNA-based random number generation in security circuitry, Biosystems, vol.100, issue.3, pp.208-214, 2010. ,
DOI : 10.1016/j.biosystems.2010.03.005
High performance true random number generator based on fpga block rams. Parallel and Distributed Processing Symposium, International, pp.1-8, 2009. ,
Metastability and synchronizers: A tutorial, Design Test of Computers IEEE, vol.28, issue.5, pp.23-35, 2011. ,
Electromagnetic Analysis: Concrete Results, Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems, CHES '01, pp.251-261, 2001. ,
DOI : 10.1007/3-540-44709-1_21
New methods for digital generation and postprocessing of random data, IEEE Trans. Computers, issue.10, pp.551217-1229, 2006. ,
Understanding intel's ivy bridge random number generator, 2012. ,
Power-up sram state as an identifying fingerprint and source of true random numbers. Computers, IEEE Transactions on, vol.58, issue.9, pp.1198-1210, 2009. ,
Digital random number generator using partially entropic data, US Patent, vol.8, p.489660, 2013. ,
Developer evidence for the evaluation of a physical true random number generator, 2013. ,
FPGA Implementation of Metastability-Based True Random Number Generator, IEICE Transactions on Information and Systems, vol.95, issue.2, pp.95-426, 2012. ,
DOI : 10.1587/transinf.E95.D.426
Analysis of intel's ivy bridge digital random number generator, 2012. ,
On the assumption of mutual independence of jitter realizations in ptrng stochastic models, Design, Automation and Test in Europe Conference and Exhibition (DATE), pp.1-6, 2014. ,
URL : https://hal.archives-ouvertes.fr/ujm-01015178
Quantis white paper random number generation using quantum physics, 2010. ,
A fast and compact quantum random number generator, Review of Scientific Instruments, vol.71, issue.4, pp.1675-1680, 2000. ,
DOI : 10.1063/1.1150518
The Intel Random Number Generator, 1999. ,
Design of an on-chip random number generator using metastability, Proceedings of the 28th European Solid-State Circuit Conference, 2002. ,
Metastability of cmos latch/flipflop . Solid-State Circuits, IEEE Journal, vol.25, issue.4, pp.942-951, 1990. ,
A comparison of post-processing techniques for biased random number generators, Proceedings of the 5th IFIP WG 11.2 International Conference on Information Security Theory and Practice: Security and Privacy of Mobile Devices in Wireless Communication, pp.175-190, 2011. ,
An embedded true random number generator for FPGAs, Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays , FPGA '04, 2004. ,
DOI : 10.1145/968280.968292
Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of CRYPTO'96, pp.104-113, 1996. ,
Differential Power Analysis, Advances in Cryptology -CRYPTO'99, pp.388-397, 1999. ,
DOI : 10.1007/3-540-48405-1_25
Impact of temperature fluctuations on circuit characteristics in 180nm and 65nm CMOS technologies, 2006 IEEE International Symposium on Circuits and Systems, 2006. ,
DOI : 10.1109/ISCAS.2006.1693470
A Design for a Physical RNG with Robust Entropy Estimators, Cryptographic Hardware and Embedded Systems CHES 2008, pp.146-163, 2008. ,
DOI : 10.1007/978-3-540-85053-3_10
A proposal for: Functionality classes for random number generators1, 2011. ,
Robustness of trng against attacks that employ superimposing signal on fpga supply voltage, Proceedings of the Norwegian Information Security Conference, pp.81-92, 2010. ,
Fpga design of an open-loop true random number generator, Digital System Design (DSD), 2013 Euromicro Conference on, pp.615-622, 2013. ,
Scalable parallel physical random number generator based on a superluminescent LED, Optics Letters, vol.36, issue.6, pp.1020-1022, 2011. ,
DOI : 10.1364/OL.36.001020
Ron was wrong, whit is right, Cryptology ePrint Archive, 2012. ,
Jitter in oscillators with 1/f noise sources and Application to True RNG for Cryptography, 2006. ,
A digital-pll-based true random number generator, Research in Microelectronics and Electronics , 2005 PhD, pp.113-116, 2005. ,
A library for low-level manipulation of partially placed-androuted fpga designs. technical report and documentation, NSF Center for High Performance Reconfigurable Computing (CHREC), pp.2010-2012 ,
Testu01: A c library for empirical testing of random number generators, ACM Trans. Math. Softw, vol.33, issue.4, 2007. ,
FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control, Proceedings of the 13th international conference on Cryptographic hardware and embedded systems, pp.17-32, 2011. ,
DOI : 10.1007/978-3-642-23951-9_2
The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators, Cryptographic Hardware and Embedded Systems -CHES 2009, 11th International Workshop Proceedings, pp.317-331, 2009. ,
DOI : 10.1007/978-3-642-04138-9_23
Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security), 2007. ,
Handbook of Applied Cryptography, 1996. ,
DOI : 10.1201/9781439821916
Recommendation for the entropy sources used for random bit generation, 2012. ,
The Insecurity of the Digital Signature Algorithm with Partially Known Nonces, Journal of Cryptology, vol.15, issue.3, 2002. ,
DOI : 10.1007/s00145-002-0021-3
The insecurity of the elliptic curve digital signature algorithm with partially known nonces, Des. Codes Cryptography, 2003. ,
Practical Second-Order DPA Attacks for Masked Smart Card Implementations of Block Ciphers, LNCS, vol.3860, pp.192-207, 2006. ,
DOI : 10.1007/11605805_13
Local and Direct EM Injection of Power Into CMOS Integrated Circuits, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.100-104, 2011. ,
DOI : 10.1109/FDTC.2011.18
A statistical test suite for the validation of random number generators and pseudo random number generators for cryptographic applications, 2010. ,
Security evaluation of application-specific integrated circuits and field programmable gate arrays against setup time violation attacks, IET Information Security, vol.5, issue.4, pp.181-190, 2011. ,
DOI : 10.1049/iet-ifs.2010.0238
Miloslav Du?ek, Norbert Lütkenhaus, and Momtchil Peev. The security of practical quantum key distribution, 2009. ,
Influence of the temperature on true random number generators, Hardware-Oriented Security and Trust (HOST), 2011 IEEE International Symposium on, pp.24-27, 2011. ,
Fault Analysis and Evaluation of a True Random Number Generator Embedded in a Processor, Journal of Electronic Testing, vol.3, issue.1, pp.367-381, 2013. ,
DOI : 10.1007/s10836-013-5356-1
Ais 20: Functionality classes and evaluation methodology for deterministic random number generators, p.172 ,
Efficient Online Tests for True Random Number Generators, Cryptographic Hardware and Embedded Systems CHES 2001, pp.103-117, 2001. ,
DOI : 10.1007/3-540-44709-1_10
A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks, IEEE Transactions on Computers, vol.56, issue.1, pp.109-119, 2007. ,
DOI : 10.1109/TC.2007.250627
Analysis of random number generators in abnormal usage conditions, 2012. ,
URL : https://hal.archives-ouvertes.fr/tel-00759976
On the masking countermeasure and higher-order power analysis attacks, International Conference on Information Technology: Coding and Computing (ITCC'05), Volume II, pp.562-567 ,
DOI : 10.1109/ITCC.2005.213
FPGA Vendor Agnostic True Random Number Generator, 2006 International Conference on Field Programmable Logic and Applications, pp.1-6, 2006. ,
DOI : 10.1109/FPL.2006.311206
On-line monitoring of Random Number Generators for embedded security, 2009 IEEE International Symposium on Circuits and Systems, pp.3050-3053, 2009. ,
DOI : 10.1109/ISCAS.2009.5118446
URL : https://hal.archives-ouvertes.fr/inria-00446036
Federal Information Processing Standards) Security Requirements for Cryptographic Modules publication 140- 1, 1994. ,
Quantum random number generators and their use in cryptography, MIPRO, 2011 Proceedings of the 34th International Convention, pp.1474-1479, 2011. ,
True Random Number Generator with a Metastability-Based Quality Control, IEEE International Solid-State Circuits Conference (ISSCC), pp.404-611, 2007. ,
A Hardware Random Number Generator, Cryptographic Hardware and Embedded Systems -CHES 2002, pp.450-453 ,
DOI : 10.1007/3-540-36400-5_32
An elementary proof of the central limit theorem, Archiv der Mathematik, vol.10, pp.226-234, 1959. ,
New High Entropy Element for FPGA Based True Random Number Generators, Proceedings of the 12th International Conference on Cryptographic Hardware and Embedded Systems, CHES'10, pp.351-365, 2010. ,
DOI : 10.1007/978-3-642-15031-9_24
The behaviour of flip-flops used as synchronizers and prediction of their failure rate. Solid-State Circuits, IEEE Journal, vol.15, issue.2, pp.169-176, 1980. ,
True Random Number Generator Embedded in Reconfigurable Hardware, Proc. the 4th International Workshop on Cryptographic Hardware and Embedded Systems, 2002. ,
Random number generator, US Patent, vol.8, p.341201, 2012. ,
Fast Digital TRNG Based on Metastable Ring Oscillator, Cryptographic Hardware and Embedded Systems CHES 2008, pp.164-180, 2008. ,
DOI : 10.1007/978-3-540-85053-3_11
Various Techniques Used in Connection with Random Digits, J. Res. Nat. Bur. Stand, vol.12, pp.36-38, 1951. ,
Entropy extraction in metastability-based TRNG, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp.135-140, 2010. ,
DOI : 10.1109/HST.2010.5513099
Hotbits: Genuine random numbers generated by radioactive decay, 2001. ,
Behavioral model of TRNG based on oscillator rings implemented in FPGA, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, pp.163-166, 2011. ,
DOI : 10.1109/DDECS.2011.5783072
Analysis and enhancement of random number generator in fpga based on oscillator rings, ReConFig, pp.385-390, 2008. ,
Stochastic model and simulation of a random number generator circuit, Circuits and Systems ISCAS 2008. IEEE International Symposium on, pp.2977-2980, 2008. ,
A robust and practical random number generator, 2007. ,
High-speed physical random number generation using a chaotic semiconductor laser, 2011 International Conference on Optical Instruments and Technology: Optoelectronic Devices and Integration ,
DOI : 10.1117/12.904694