Skip to Main content Skip to Navigation

Architectures of self-controllable digital operators

Abstract : The steady geometrical reduction of CMOS technology brought a great industry success and affected a lot the human life. However, the integrated circuits (ICs) are shrinking along with new challenges. The design and manufacturing are becoming more complex than before. ICs suffer from two major problems: the parametric variability in materials and limited precision processes, and the sensibility to environment noise. With the increasing failure rate related to these two problems, the future ICs implemented with sub-micron CMOS technology are expected to be less reliable. New reliable ICs are highly desired in critical applications such as avionic, transport and biomedicine. Numerous solutions have been reported in literature covering the enhancement in different abstraction levels (i.e., system level, architecture level and electrical level). Among these solutions, the improvement in architecture level benefits the independence from CMOS technology and the low latency of reaction. Expected architectural solutions will be self-controlled meaning that is able to either automatically indicate the occurrence of faults or directly mask the faults. This thesis is devoted to the reliability analysis methodology and reliability enhancement approaches on architecture level. In particular, the reliability issues in usage time are discussed in details. Digital arithmetic operators for signal processing are taken as studied objects. In addition to the basic operators (i.e., binary adders), coordinate rotation digital computer (CORDIC) and advanced encryption standard (AES) processor are also covered in the scope of this work.
Complete list of metadata

Cited literature [138 references]  Display  Hide  Download
Contributor : ABES STAR :  Contact
Submitted on : Wednesday, September 14, 2016 - 6:43:07 PM
Last modification on : Tuesday, June 29, 2021 - 3:04:43 AM
Long-term archiving on: : Thursday, December 15, 2016 - 3:27:20 PM


Version validated by the jury (STAR)


  • HAL Id : tel-01366557, version 1



Ting An. Architectures of self-controllable digital operators. Micro and nanotechnologies/Microelectronics. Télécom ParisTech, 2014. English. ⟨NNT : 2014ENST0054⟩. ⟨tel-01366557⟩



Record views


Files downloads