W. Yang, Modulator with 87dB DR and 91dBc IMD, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.498-500, 2008.
DOI : 10.1109/ISSCC.2008.4523275/mm1

G. Mitteregger, A 14 b 20 mW 640 MHz CMOS CT ?? ADC with 20MHz signal bandwidth and 12b ENOB, ISSCC Dig. Tech. Papers, pp.62-63, 2006.

P. Shettigar, A 15mW 3.6GS/s CT-ΔΣ ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS, 2012 IEEE International Solid-State Circuits Conference, pp.155-157, 2012.
DOI : 10.1109/ISSCC.2012.6176957

R. Jiang and T. Fiez, A 14-bit>tex<$Delta Sigma$>/tex<ADC With 8>tex<$times$>/tex<OSR and 4-MHz Conversion Bandwidth in a 0.18->tex<$muhboxm$>/tex<CMOS Process, IEEE Journal of Solid-State Circuits, vol.39, issue.1, pp.63-74, 2004.
DOI : 10.1109/JSSC.2003.820877

J. G. Kauffman, An 8mW 50MS/s CT ΔΣ modulator with 81dB SFDR and digital background DAC linearization, 2011 IEEE International Solid-State Circuits Conference, pp.472-474, 2011.
DOI : 10.1109/ISSCC.2011.5746402

K. Philips and A. H. Van-roermund, ?? A/D conversion for signal conditioning, 2006.

K. Philips, P. A. Nuijten, R. Roovers, F. Munoz, M. Tejero et al., A 2mW 89dB DR Continuous-Time ?? ADC with Increased Immunity to Wide-Band Interferers, IEEE ISSCC Dig. Tech. Papers, 2004.

Y. Le-guillou and H. Fakhoury, Elliptic filtering in continuous-time sigma-delta modulator, Electronics Letters, vol.41, issue.4, 2005.
DOI : 10.1049/el:20057874

M. Ranjbar, O. Oliaei, and R. W. Jackson, A robust STF 6mW CT ΔΣ modulator with 76dB dynamic range and 5MHz bandwidth, IEEE Custom Integrated Circuits Conference 2010, 2010.
DOI : 10.1109/CICC.2010.5617592

C. Lo, C. Ho, H. Tsai, and Y. Lin, A 75.1dB SNDR 840MS/s CT ?? Modulator with 30MHz Bandwidth and 46.4fJ/conv FOM in 55nm CMOS, IEEE VLSI Dig. Tech. Papers, 2013.

B. Xia, S. Yan, and E. Sánchez-sinencio, An RC Time Constant Auto-Tuning Structure for High Linearity Continuous-Time ?? Modulators and Active Filters, IEEE Trans. on Circuits and Systems-I: Regular Papers, vol.51, issue.11, 2004.

M. Park and M. H. Perrott, A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous- Time ?? ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 µm CMOS, IEEE J. of Solid-State Circuits, vol.44, issue.12, 2009.

P. Malcovati, F. Maloberti, C. Fiocchi, and M. Pruzzi, Curvature-compensated BiCMOS bandgap with 1-V supply voltage, IEEE Journal of Solid-State Circuits, vol.36, issue.7, 2001.
DOI : 10.1109/4.933463

E. Sackinger and W. Guggenbuhl, A versatile building block: the CMOS differential difference amplifier, IEEE Journal of Solid-State Circuits, vol.22, issue.2, 1987.
DOI : 10.1109/JSSC.1987.1052715

M. Choi and A. A. Abidi, A 6-b 1.3-Gsample/s A/D Converter in 0.35µm CMOS, IEEE J. of Solid-State Circuits, vol.36, issue.12, 2001.

T. Shui and R. Schreier, Mismatch shaping for a current-mode multibit delta-sigma DAC, IEEE Journal of Solid-State Circuits, vol.34, issue.3, pp.331-338, 1999.
DOI : 10.1109/4.748184

J. A. Cherry and W. M. Snelgrove, Continuous-time delta-sigma modulators for high-speed A/D conversion, Theory, Practice and Fundamental Performance Limits, 1999.

L. Risbo, R. Hezar, B. Kelleci, H. Kiper, M. Fares et al., A 108dB-DR 120dB-THD and 0.5Vrms Output Audio DAC with Inter-Symbol-Interference-Shaping Algorithm in 45nm CMOS Table of Contents List of Figures, J. Solid State Circuits, vol.40, issue.2, pp.2408-2415, 2011.

T. Setup and D. , 80 5.2 First measurement results, p.82

G. Mitteregger, A 14 b 20 mW 640 MHz CMOS CT ?? ADC with 20MHz signal bandwidth and 12b ENOB, ISSCC Dig. Tech. Papers, pp.62-63, 2006.

W. Yang, Modulator with 87dB DR and 91dBc IMD, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.498-500, 2008.
DOI : 10.1109/ISSCC.2008.4523275/mm1

S. R. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters, Theory, Design and Simulation, 1996.

G. Mitteregger, A 14 b 20 mW 640 MHz CMOS CT ?? ADC with 20MHz signal bandwidth and 12b ENOB, ISSCC Dig. Tech. Papers, pp.62-63, 2006.

W. Yang, Modulator with 87dB DR and 91dBc IMD, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.498-500, 2008.
DOI : 10.1109/ISSCC.2008.4523275/mm1

S. R. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters, Theory, Design and Simulation, 1996.
DOI : 10.1109/9780470544358

C. Trevor, D. A. Caldwell, and . Johns, An 8th-Order MASH Delta-Sigma with an OSR of 3, ESSCIRC Dig. Tech. Papers, 2009.

L. Todd and . Brooks, A Cascaded Sigma?Delta Pipeline A/D Converter with 1.25 MHz Signal Bandwidth and 89 dB SNR, IEEE J. Solid-State Circuits, vol.32, issue.12, pp.1896-1906, 1997.

A. Bosi, An 80MHz 4x oversampled cascaded ????-pipelined ADC with 75dB DR and 87dB SFDR, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., pp.174-176, 2005.
DOI : 10.1109/ISSCC.2005.1493925

A. Gharbiya and D. A. Johns, A 12-bit 3.125 MHz Bandwidth 0–3 MASH Delta-Sigma Modulator, IEEE Journal of Solid-State Circuits, vol.44, issue.7, pp.2010-2018, 2009.
DOI : 10.1109/JSSC.2009.2021916

L. J. Breems, A cascaded continuous-time ?? modulator with 67-dB dynamic range in 10-MHz bandwidth, ISSCC Dig. Tech. Papers, 2004.

J. Kamiishi, A Self-Calibrated 2-1-1 Cascaded Continuous-Time ?? Modulator, IEEE CICC Dig. Tech. Papers, pp.9-12, 2009.

L. J. Breems, R. Rutten, R. H. Van-veldhoven, and G. Van-der-weide, A 56 mW Continuous-Time Quadrature Cascaded <formula formulatype="inline"><tex>$\Sigma\Delta$</tex></formula> Modulator With 77 dB DR in a Near Zero-IF 20 MHz Band, IEEE Journal of Solid-State Circuits, vol.42, issue.12, pp.2696-2705, 2007.
DOI : 10.1109/JSSC.2007.908765

Y. Shu, LMS-Based Noise Leakage Calibration of Cascaded Continuous-Time <formula formulatype="inline"><tex Notation="TeX">$\Delta\Sigma$</tex> </formula> Modulators, IEEE Journal of Solid-State Circuits, vol.45, issue.2, pp.368-379, 2010.
DOI : 10.1109/JSSC.2009.2036759

M. Ortmanns and F. Gerfers, Continuous-time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations, 2006.

N. Maghari, S. Kwon, and U. Moon, 74dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35dB opamp gain, 2008 IEEE Custom Integrated Circuits Conference, pp.101-104, 2008.
DOI : 10.1109/CICC.2008.4672031

Y. Dong, A 235mW CT 0-3 MASH ADC Achieving -167dBFS/Hz NSD with 53MHz BW, ISSCC Dig. Tech. Papers, pp.480-482, 2014.

J. Silva, Wideband low-distortion delta-sigma ADC topology, Electronics Letters, vol.37, issue.12, 2001.
DOI : 10.1049/el:20010542

H. Shibata, A DC-to-1GHz Tunable RF ?? ADC Achieving DR = 74dB and BW = 150MHz at f 0 = 450MHz Using 550mW, ISSCC Dig. Tech. Papers, pp.151-153, 2012.

F. Munoz, A 4.7mW 89.5dB DR CT complex ???? ADC with built-in LPF, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., pp.500-501, 2005.
DOI : 10.1109/ISSCC.2005.1494088
URL : https://hal.archives-ouvertes.fr/hal-01494561

J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion, 2000.

S. Pavan, Alias Rejection of Continuous-Time <formula formulatype="inline"> <tex Notation="TeX">$\Delta\Sigma$</tex></formula> Modulators With Switched-Capacitor Feedback DACs, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.58, issue.2, pp.233-243, 2011.
DOI : 10.1109/TCSI.2010.2071930

S. Wu, A 81-dB Dynamic Range 16-MHz Bandwidth Modulator Using Background Calibration, J. Solid-State Circuits, vol.48, issue.9, pp.2170-2179, 2013.

B. Delsignore, A Monolithic 20b Delta-Sigma A/D Converter, ISSCC Dig. Tech. Papers, pp.170-172, 1990.

K. Nguyen, A 106 dB SNR Hybrid Oversampling ADC for Digital Audio, ISSCC Dig. Tech. Papers, pp.244-245, 2005.

P. Morrow, A 0.18µm 102dB-SNR Mixed CT SC Audio-Band ?? ADC, ISSCC Dig. Tech. Papers, pp.178-180, 2005.

T. Lo, A 102dB dynamic range audio sigma-delta modulator in 40nm CMOS, IEEE Asian Solid-State Circuits Conference 2011, pp.257-260, 2011.
DOI : 10.1109/ASSCC.2011.6123559

R. Schreier, A 10-300-MHz IF-digitizing IC with 90-105-dB dynamic range and 15-333-kHz bandwidth, IEEE Journal of Solid-State Circuits, vol.37, issue.12, pp.1636-1644, 2002.
DOI : 10.1109/JSSC.2002.804331

Y. Shu, A 28fJ/conv-step CT ?? Modulator with 78dB DR and18MHz BW in 28nm CMOS Using a Highly Digital Multibit Quantizer, ISSCC Dig. Tech. Papers, pp.268-270, 2013.

M. Park and M. Perrott, A 0.13?m CMOS 78dB SNDR 87mW 20MHz BW CT ???ADC with VCO-Based Integrator and Quantizer, ISSCC Dig. Tech. Papers, pp.170-172, 2009.
URL : https://hal.archives-ouvertes.fr/in2p3-00011479

E. Prefasi, A 0.08 mm2, 7mW Time-Encoding Oversampling Converter with 10 bits and 20MHz BW in 65nm CMOS, ESSCIRC Dig. Tech. Papers, pp.430-433, 2009.

C. C. Lee, A 66dB 15MHz BW SAR Assisted ADC in 22nm Tri Gate CMOS, VLSI Dig. Tech. Papers, 2013.

P. Shettigar, A 15mW 3.6GS/s CT-ΔΣ ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS, 2012 IEEE International Solid-State Circuits Conference, pp.155-157, 2012.
DOI : 10.1109/ISSCC.2012.6176957

Y. Yang, T. Sculley, and J. Abraham, A Single-Die 124 dB Stereo Audio Delta-Sigma ADC With 111 dB THD, IEEE Journal of Solid-State Circuits, vol.43, issue.7, pp.1657-1665, 2008.
DOI : 10.1109/JSSC.2008.923731

J. M. Marcel and . Pelgrom, Matching Properties of MOS Transistors, IEEE J. Solid-State Circuits, vol.24, issue.5, pp.1433-1440, 1989.

M. Bolatkale, A 4GHz CT ?? ADC with 70dB DR and ?74dBFS THD in 125MHz BW, ISSCC Dig. Tech. Papers, pp.470-472, 2011.

M. C. Willy and . Sansen, Analog Design Essentials, 2006.

R. T. Baird and T. S. Fiez, Improved ???? DAC linearity using data weighted averaging, Proceedings of ISCAS'95, International Symposium on Circuits and Systems, 1995.
DOI : 10.1109/ISCAS.1995.521439

C. Lo, A 75.1dB SNDR 840MS/s CT ?? Modulator with 30MHz Bandwidth and 46.4fJ/conv FoM in 55nm CMOS, VLSI Dig. Tech. Papers, 2013.

K. Philips and A. H. Van-roermund, ?? A/D conversion for signal conditioning, 2006.

K. Philips, P. A. Nuijten, R. Roovers, F. Munoz, M. Tejero et al., A 2mW 89dB DR Continuous-Time ?? ADC with Increased Immunity to Wide-Band Interferers, IEEE ISSCC Dig. Tech. Papers, 2004.

Y. Le-guillou and H. Fakhoury, Elliptic filtering in continuous-time sigma-delta modulator, Electronics Letters, vol.41, issue.4, 2005.
DOI : 10.1049/el:20057874

C. Lo, C. Ho, H. Tsai, and Y. Lin, A 75.1dB SNDR 840MS/s CT ?? Modulator with 30MHz Bandwidth and 46.4fJ/conv FOM in 55nm CMOS, IEEE VLSI Dig. Tech. Papers, 2013.

S. R. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters, Theory, Design and Simulation, 1996.

B. Xia, S. Yan, and E. Sánchez-sinencio, An RC Time Constant Auto-Tuning Structure for High Linearity Continuous-Time SD Modulators and Active Filters, IEEE Trans. on Circuits and Systems-I: Regular Papers, vol.51, issue.11, 2004.

S. Pavan and N. Krishnapura, Automatic Tuning of Time Constants in Continuous-Time Delta–Sigma Modulators, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.54, issue.4, 2007.
DOI : 10.1109/TCSII.2006.888920

G. Mitteregger, A 14 b 20 mW 640 MHz CMOS CT ?? ADC with 20MHz signal bandwidth and 12b ENOB, ISSCC Dig. Tech. Papers, pp.62-63, 2006.

K. Nguyen, R. Adams, K. Sweetland, and H. Chen, A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio, IEEE Journal of Solid-State Circuits, vol.40, issue.12, 2005.
DOI : 10.1109/JSSC.2005.856284

H. Shibata, A DC-to-1GHz Tunable RF ?? ADC Achieving DR = 74dB and BW = 150MHz at f 0 = 450MHz Using 550mW, IEEE J. of Solid-State Circuits, vol.32, issue.12, pp.1896-1906, 2012.

N. Chau-chun, L. Lu, C. Gerzberg, J. D. Lu, and . Meindl, Modeling and Optimization of Monolithic Polycrystalline Silicon Resistors, IEEE Trans. on Electron Devices, vol.28, issue.I, 1981.

S. Wu, C. Deng, T. Hou, and B. Chiou, Stability of La2O3 Metal- Insulator-Metal Capacitors under Constant Voltage Stress, Japanese Journal of Applied Physics, vol.49, 2010.

M. Park, A Fourth-Order Continuous-Time ?? ADC with VCO based Integrator and Quantizer, 2009.

M. Bolatkale, A 4GHz CT ?? ADC with 70dB DR and ?74dBFS THD in 125MHz BW, ISSCC Dig. Tech. Papers, pp.470-472, 2011.

P. Shettigar and S. Pavan, Design Techniques for Wideband Single-Bit Continuous- Time Modulators With FIR Feedback DACs, IEEE J. of Solid-State Circuits, vol.47, issue.12, 2012.

R. H. Van-veldhoven and G. Receiver, A triple-mode continuous-time ???? modulator with switched-capacitor feedback dac for a GSM-EDGE/CDMA2000/UMTS receiver, IEEE Journal of Solid-State Circuits, vol.38, issue.12, pp.2069-2076, 2003.
DOI : 10.1109/JSSC.2003.819165

D. B. Leeson, A simple model of feedback oscillator noise spectrum, Proceedings of the IEEE, pp.329-330, 1966.
DOI : 10.1109/PROC.1966.4682

W. Kester, Converting Oscillator Phase Noise to Time Jitter, Analog Devices tutorial MT-008

S. Harris, The Effects of Sampling Clock Jitter on Nyquist Sampling Analog-to-Digital Converters and on Oversampling Delta-Sigma ADCs, J. Audio Eng. Soc, vol.38, 1990.

D. J. Van-der-zwan and D. C. Dijkmans, A 0.2-mW CMOS ???? modulator for speech coding with 80 dB dynamic range, IEEE Journal of Solid-State Circuits, vol.31, issue.12, pp.1873-1880, 1996.
DOI : 10.1109/4.545807

J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion, 2000.

R. Tortosa, J. M. De-la-rosa, A. Rodríguez-vázquez, and F. V. Fernández, Analysis of Clock Jitter Error in Multibit Continous-Time ?? Modulators With NRZ Feedback Waveform, IEEE International Symposium on Circuits and Systems, 2005.

Y. Geerts, M. Steyaert, I. Adda, and U. K. Glasgow, Flash A/D specifications of multibit A/D converters, pp.50-53, 1999.

K. Uyttenhove, S. J. Michiel, and . Steyaert, A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-?m CMOS A High-Speed CMOS Comparator with 8-b resolution, IEEE J. Solid-State Circuits IEEE J. of Solid-State Circuits, vol.3830, issue.2, pp.1115-1122, 1992.
URL : https://hal.archives-ouvertes.fr/in2p3-01144635

D. Bernhard, B. A. Boser, and . Wooley, The Design of Sigma-Delta Modulation Analog-to- Digital Converters 4.7 Summary In this chapter we have presented the circuit-level implementation of each sub-block of the modulator. The architecture of the main components was chosen to fulfill the design requirements specified in Chapter 3 and their schematics was detailed. Design guidelines were given to implement a robust modulator while reducing as much as possible the power consumption. We have also noted that the testing environment of the IC prototype must be anticipated and taken into account during this design step, the next chapter, pp.1298-1308, 1988.

P. Witte, A 72dB-DR ?? CT Modulator Using Digitally Estimated Auxiliary DAC Linearization Achieving 88fJ/conv in a 25 MHz BW, ISSCC Dig. Tech. Papers, pp.154-155, 2012.

K. Falakshahi, C. Yang, and B. A. Wooley, A 14-bit, 10-Msamples/s D/A converter using multibit ???? modulation, IEEE Journal of Solid-State Circuits, vol.34, issue.5, 1999.
DOI : 10.1109/4.760370

Y. Ji-ren, I. Karlsson, and C. Svensson, A True Single-Phase-Clock Dynamic CMOS Circuit Tectilque, IEEE J. of Solid-State Circuits, issue.5, p.22, 1987.

H. Shibata, A DC-to-1 GHz Tunable RF ADC Achieving DR 74 dB and BW 150 MHz at 450 MHz Using 550 mW, IEEE J. of Solid-State Circuits, vol.47, issue.12, 2012.

J. M. Marcel and . Pelgrom, Matching Properties of MOS Transistors, IEEE J. of Solid-State Circuits, vol.24, issue.5, pp.1433-1440, 1989.

M. Park and M. H. Perrott, A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time DS ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 µm CMOS, IEEE J. of Solid- State Circuits, vol.44, issue.12, 2009.

J. A. Cherry and W. M. Snelgrove, Excess loop delay in continuous-time delta-sigma modulators, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.4, pp.376-389, 1999.
DOI : 10.1109/82.755409

G. Mitteregger, A 14 b 20 mW 640 MHz CMOS CT ?? ADC with 20MHz signal bandwidth and 12b ENOB, IEEE J. of Solid-State Circuits, vol.44, issue.12, 2006.

M. Keller, A. Buhmann, J. Sauerbrey, M. Ortmanns, and Y. Manoli, A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma–Delta Modulators, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.55, issue.11, 2008.
DOI : 10.1109/TCSI.2008.925362

E. Sackinger and W. Guggenbuhl, A versatile building block: the CMOS differential difference amplifier, IEEE Journal of Solid-State Circuits, vol.22, issue.2, 1987.
DOI : 10.1109/JSSC.1987.1052715

M. Choi and A. A. Abidi, A 6-b 1.3-Gsample/s A/D Converter in 0.35µm CMOS, IEEE J. of Solid-State Circuits, vol.36, issue.12, 2001.

P. Larsson, Analog Integrated Circuits and Signal Processing, CMOS Integrated Circuits, pp.113-129, 1997.

P. Heydari and R. Mohanavelu, Design of ultrahigh-speed low-voltage CMOS CML buffers and latches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, issue.10, 2004.
DOI : 10.1109/TVLSI.2004.833663

A. Jain and S. Pavan, Characterization Techniques for High Speed Oversampled Data Converters, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.61, issue.5, 2014.
DOI : 10.1109/TCSI.2014.2309895

H. Tuinhout, Effects of metal coverage on MOSFET matching, International Electron Devices Meeting. Technical Digest, 1996.
DOI : 10.1109/IEDM.1996.554085

T. Shui and R. Schreier, Mismatch shaping for a current-mode multibit delta-sigma DAC, IEEE Journal of Solid-State Circuits, vol.34, issue.3, pp.331-338, 1999.
DOI : 10.1109/4.748184

J. A. Cherry and W. M. Snelgrove, Continuous-time delta-sigma modulators for high-speed A/D conversion, Theory, Practice and Fundamental Performance Limits, 1999.

L. Risbo, R. Hezar, B. Kelleci, H. Kiper, and M. Fares, A 108dB-DR 120dB-THD and 0.5Vrms Output Audio DAC with Inter-Symbol-Interference-Shaping Algorithm in 45nm CMOS, J. Solid State Circuits, vol.401, pp.2408-2415, 2011.

R. Van-veldhoven and G. Receiver, A Tri-Mode Continuous-Time ?? Modulator with Switched-Capacitor Feedback DAC for a, ISSCC Dig. Tech. Papers, pp.478-480, 2014.

G. Mitteregger, A 14 b 20 mW 640 MHz CMOS CT ?? ADC with 20MHz signal bandwidth and 12b ENOB, IEEE J. of Solid-State Circuits, vol.44, issue.12, 2006.

Y. Shu, A 28fJ/conv-step CT ?? Modulator with 78dB DR and18MHz BW in 28nm CMOS Using a Highly Digital Multibit Quantizer, ISSCC Dig. Tech. Papers, pp.268-270, 2013.

R. Rajan and S. Pavan, A 5mW CT ?? ADC with Embedded 2nd-Order Active Filter and VGA Achieving 82dB DR in 2MHz BW, ISSCC Dig. Tech. Papers, pp.478-480, 2014.

S. Radha, S. Rajan, and . Pavan, Design Techniques for Continuous-Time ?? Modulators With Embedded Active Filtering, IEEE J. of Solid-State Circuits, vol.49, issue.10, 2014.

B. Murmann, ADC Performance Survey, 1997.

M. Bolatkale, A 4GHz CT ?? ADC with 70dB DR and ?74dBFS THD in 125MHz BW, ISSCC Dig. Tech. Papers, pp.470-472, 2011.

H. Shibata, A DC-to-1GHz Tunable RF ?? ADC Achieving DR = 74dB and BW = 150MHz at f 0 = 450MHz Using 550mW, ISSCC Dig. Tech. Papers, pp.151-153, 2012.

V. Singh, A 16MHz BW 75dB DR CT ΔΣ ADC compensated for more than one cycle excess loop delay, 2011 IEEE Custom Integrated Circuits Conference (CICC), 2011.
DOI : 10.1109/CICC.2011.6055291