.. Broadwell, Timeline of the different Intel microarchitectures since Nehalem to the most recent one

.. Broadwell, Cache hierarchy on Intel processors since Nehalem microarchitecture to the most recent one

?. Xeon-sandy-bridge-cpus and .. , 102 C.2 MSR values for LLC_LOOKUP event monitoring ? Xeon Sandy Bridge CPUs, p.102

?. Xeon-ivy-bridge-cpus and .. , 103 C.4 MSR values for LLC_LOOKUP event monitoring ? Xeon Ivy Bridge CPUs 103 C.5 MSR addresses ? Xeon Haswell CPUs 105 C.8 MSR values for UNC_CBO_CACHE_LOOKUP event monitoring ? Core CPUs, Proceedings of the 8th international conference on Information and Communications Security, pp.112-121, 2006.

[. Aciiçmez, Ç. Kaya-koç, and J. Seifert, On the Power of Simple Branch Prediction Analysis, Proceedings of the 2nd ACM symposium on Information, computer and communications security (ASIACCS'07), pp.312-320, 2007.

O. Aciiçmez and J. Seifert, Cheap Hardware Parallelism Implies Cheap Security. Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.80-91, 2007.

A. Aciiçmez, W. Schindler, and Ç. Kaya-koç, Cache Based Remote Timing Attack on the AES, Proceedings of the Cryptographers' Track at the RSA Conference (CT-RSA 2007), pp.271-286, 2007.

A. Aciiçmez, J. Seifert, and Ç. Kaya-koç, Predicting secret keys via branch prediction, Proceedings of the Cryptographers' Track at the RSA Conference (CT-RSA 2007), pp.225-242, 2007.

P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris et al., Xen and the art of virtualization, ACM SIGOPS Operating Systems Review, vol.37, issue.5, pp.164-177, 2003.
DOI : 10.1145/1165389.945462

J. Daniel and . Bernstein, Cache-timing attacks on AES, 2005.

E. Brickell, G. Graunke, M. Neve, J. Benjamin, A. Braun et al., Software mitigations to hedge AES against cache-based software side channel vulnerabilities Cryptology ePrint Archive Robust and Efficient Elimination of Cache and Timing Side Channels Analysis of countermeasures against access driven cache attacks on AES, Proceedings of the 14th international conference on Selected areas in cryptography (SAC'07), pp.96-109, 2006.

[. Breß, S. Kiltz, and M. Schäler, Forensics on GPU Coprocessing in Databases ? Research Challenges, First Experiments, and Countermeasures Cache-collision timing attacks against AES, Proceedings of the 1st Workshop on Databases in Biometrics, Forensics and Security Applications Proceedings of the 8th Workshop on Cryptographic Hardware and Embedded Systems, pp.115-129, 2006.

A. Bates, B. Mood, J. Pletcher, and H. Pruse, Detecting co-residency with active traffic analysis techniques, Proceedings of the 2012 ACM Workshop on Cloud computing security workshop, CCSW '12, 2012.
DOI : 10.1145/2381913.2381915

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.7288

[. Barresi, K. Razavi, M. Payer, R. Thomas, and . Gross, CAIN: Silently Breaking ASLR in the Cloud, Proceedings of the 9th USENIX Workshop on Offensive Technologies (WOOT'15), 2015.

A. Bernemann, K. Schreyer, and . Spanderen, Pricing structured equity products on GPUs, 2010 Workshop on High Performance Computational Finance at SC10 (WHPCF), pp.1-7, 2010.
DOI : 10.1109/WHPCF.2010.5671821

[. Benger, J. Van-de-pool, N. P. Smart, and Y. Aah, ???Ooh Aah... Just a Little Bit??? : A Small Amount of Side Channel Can Go a Long Way, Proceedings of the 16th Workshop on Cryptographic Hardware and Embedded Systems (CHES'14), pp.75-92, 2014.
DOI : 10.1007/978-3-662-44709-3_5

G. Bertoni, V. Zaccaria, L. Breveglieri, M. Monchiero, and G. Palermo, AES power attack based on induced cache miss and countermeasure, International Conference on Information Technology: Coding and Computing (ITCC'05), Volume II, pp.586-591, 2005.
DOI : 10.1109/ITCC.2005.62

V. Jeroen, B. Cleemput, B. D. Coppens, and . Sutter, Compiler mitigations for time attacks on modern x86 processors, ACM Transactions on Architecture and Code Optimization, vol.8, issue.4, pp.1-20, 2012.

Y. Crama, L. Peter, and . Hammer, Boolean functions: Theory, algorithms, and applications, 2011.
DOI : 10.1017/CBO9780511852008

A. Stephen-crane, S. Homescu, P. Brunthaler, M. Larsen, and . Franz, Thwarting Cache Side-Channel Attacks Through Dynamic Software Diversity, Proceedings of the 22nd Network and Distributed System Security Symposium (NDSS'15), 2015.

P. Colp, M. Nanavati-zhu, W. Aiello, G. Coker, T. Deegan et al., Breaking up is hard to do, Proceedings of the Twenty-Third ACM Symposium on Operating Systems Principles, SOSP '11, pp.189-202, 2011.
DOI : 10.1145/2043556.2043575

[. Coppens, I. Verbauwhede, K. De-bosschere, and B. D. Sutter, Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors, 2009 30th IEEE Symposium on Security and Privacy, pp.45-60, 2009.
DOI : 10.1109/SP.2009.19

A. Chou, J. Yang, B. Chelf, S. Hallem, and D. Engler, An empirical study of operating systems errors, ACM SIGOPS Operating Systems Review, vol.35, issue.5, p.73, 2001.
DOI : 10.1145/502059.502042

D. Dfk-+-13-]-goran-doychev, B. Feld, L. Köpf, J. Mauborgne, and . Reineke, CacheAudit: A Tool for the Static Analysis of Cache Side Channels, Proceedings of the 22nd USENIX Security Symposium, pp.431-446, 2013.

L. Domnitser, A. Jaleel, and J. Loew, Nael Abu-ghazaleh, and Dmitry Ponomarev. A Non-Monopolizable Caches: Low-Complexity Mitigation of Cache Side Channel Attacks, ACM Transactions on Architecture and Code Optimization, vol.8, issue.4, 2011.

R. Di-pietro, F. Lombardi, and A. Villani, CUDA Leaks, ACM Transactions on Embedded Computing Systems, vol.15, issue.1, 2013.
DOI : 10.1145/2801153

M. Dms-+-13-]-john-demme, J. Maycock, A. Schmitz, A. Tang, S. Waksman et al., On the feasibility of online malware detection with performance counters, ACM SIGARCH Computer Architecture News, vol.41, issue.3, pp.559-570, 2013.
DOI : 10.1145/2508148.2485970

[. Danisevskis, M. Piekarska, and J. Seifert, Dark Side of the Shader: Mobile GPU-Aided Malware Delivery, Proceedings of the 16th Annual International Conference on Information Security and Cryptology (ICISC'13), 2013.
DOI : 10.1007/978-3-319-12160-4_29

M. Ester, H. Kriegel, J. Sander, and X. Xu, A densitybased algorithm for discovering clusters in large spatial databases with noise, Proceedings of 2nd International Conference on Knowledge Discovery and Data Mining (KDD'96), pp.226-231, 1996.

A. Fuchs and R. B. Lee, Disruptive prefetching, Proceedings of the 8th ACM International Systems and Storage Conference on, SYSTOR '15, 2015.
DOI : 10.1145/2757667.2757672

D. Gullasch, E. Bangerter, and S. Krenn, Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice, 2011 IEEE Symposium on Security and Privacy, pp.490-505, 2011.
DOI : 10.1109/SP.2011.22

[. Gilger, J. Barnickel, and U. Meyer, GPU-Acceleration of Block Ciphers in the OpenSSL Cryptographic Library
DOI : 10.1007/978-3-642-33383-5_21

[. Gruss, D. Bidner, and S. Mangard, Practical Memory Deduplication Attacks in??Sandboxed Javascript, Proceedings of the 15th international conference on Information Security Proceedings of the 20th European Symposium on Research in Computer Security (ESORICS'15), 2015. [gE] gKrypt Engine, pp.338-353, 2012.
DOI : 10.1007/978-3-319-24174-6_6

URL : http://dx.doi.org/10.5281/zenodo.55453

[. Gruss, C. Maurice, and S. Mangard, Rowhammer .js: A Remote Software-Induced Fault Attack in JavaScript

[. Gruss, R. Spreitzer, and S. Mangard, Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches, Proceedings of the 24th USENIX Security Symposium, 2015.

W. Harrison and J. Waldron, Lattice Scheduling and Covert Channels Efficient Acceleration of Asymmetric Cryptography on Graphics Hardware, Proceedings of the 1992 IEEE Symposium on Security and Privacy Proceedings of the Second International Conference on Cryptology in Africa, pp.52-61, 1992.

R. Hund, C. Willems, and T. Holz, Practical Timing Side Channel Attacks against Kernel Space ASLR, 2013 IEEE Symposium on Security and Privacy, pp.191-205, 2013.
DOI : 10.1109/SP.2013.23

[. Irazoqui, T. Eisenbarth, and B. Sunar, Lucky 13 Strikes Back, Proceedings of the 10th ACM Symposium on Information, Computer and Communications Security, ASIA CCS '15, pp.85-96, 2015.
DOI : 10.1145/2714576.2714625

[. Irazoqui, T. Eisenbarth, and B. Sunar, S$A: A Shared Cache Attack That Works across Cores and Defies VM Sandboxing -- and Its Application to AES, 2015 IEEE Symposium on Security and Privacy, 2015.
DOI : 10.1109/SP.2015.42

[. Irazoqui, T. Eisenbarth, and B. Sunar, Systematic Reverse Engineering of Cache Slice Selection in Intel Processors, 2015 Euromicro Conference on Digital System Design, 2015.
DOI : 10.1109/DSD.2015.56

G. Irazoqui, T. Mehmet-sinan-inci, B. Eisenbarth, and . Sunar, Fine grain Cross-VM Attacks on Xen and VMware are possible! Cryptology ePrint Archive, 2014.
DOI : 10.1109/bdcloud.2014.102

[. Irazoqui, T. Mehmet-sinan-inci, B. Eisenbarth, and . Sunar, Wait a Minute! A fast, Cross-VM Attack on AES, Proceedings of the 17th International Symposium on Research in Attacks, Intrusions and Defenses (RAID'14), 2014.
DOI : 10.1007/978-3-319-11379-1_15

[. Irazoqui, T. Mehmet-sinan-inci, B. Eisenbarth, and . Sunar, Abstract, Proceedings on Privacy Enhancing Technologies, pp.25-40, 2015.
DOI : 10.1515/popets-2015-0003

[. Jahagirdar, V. George, I. Sodhi, and R. Wells, Power Management of the Third Generation Intel Core Micro Architecture formerly codenamed Ivy Bridge. Hot Chips, 2012.

A. Jaleel, K. B. Theobald, S. C. Steely, and J. Emer, High performance cache replacement using re-reference interval prediction (RRIP), ACM SIGARCH Computer Architecture News, vol.38, issue.3, p.60, 2010.
DOI : 10.1145/1816038.1815971

R. Könighofer, A Fast and Cache-Timing Resistant Implementation of the AES, Proceedings of the Cryptographers' Track at the RSA Conference (CT-RSA 2008), pp.187-202, 2008.
DOI : 10.1007/978-3-540-79263-5_12

[. Kong, O. Aciiçmez, J. Seifert, and H. Zhou, Deconstructing new cache designs for thwarting software cache-based side channel attacks, Proceedings of the 2nd ACM workshop on Computer security architectures, CSAW '08, 2008.
DOI : 10.1145/1456508.1456514

[. Kong, O. Aciiçmez, J. Seifert, and H. Zhou, Hardware-software integrated approaches to defend against software cache-based side channel attacks, 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp.393-404, 2009.
DOI : 10.1109/HPCA.2009.4798277

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.455.5678

[. Kong, O. Aciiçmez, J. Seifert, and H. Zhou, Architecting against Software Cache-Based Side-Channel Attacks, IEEE Transactions on Computers, vol.62, issue.7, pp.1276-1288, 2013.
DOI : 10.1109/TC.2012.78

[. Kerrisk, Xdc2012: Graphics stack security. https://lwn.net/ Articles, p.2012, 517375.

A. Kivity, Y. Kamay, D. Laor, U. Lublin, and A. Liguori, kvm : the Linux Virtual Machine Monitor, Proceedings of the Linux Symposium, pp.225-230, 2007.

[. Kato, M. Mcthrow, C. Maltzahn, and S. Brandt, Gdev: First-Class GPU Resource Management in the Operating System, Proceedings of the 2012 USENIX Annual Technical Conference (USENIX ATC'12), 2012.

D. Kim, J. Prashant, . Nair, K. Moinuddin, and . Qureshi, Architectural Support for Mitigating Row Hammering in DRAM Memories, IEEE Computer Architecture Letters, vol.14, issue.1, pp.9-12, 2014.
DOI : 10.1109/LCA.2014.2332177

C. Paul and . Kocher, Timing Attacks on Implementations of Diffe-Hellman, RSA, DSS, and Other Systems, Proceedings of the 16th Annual International Cryptology Conference (Crypto'96), pp.104-113, 1996.

C. Kolb and M. Pharr, GPU Gems 2, chapter Options Pricing on the GPU, 2005.

[. Kim, M. Peinado, and G. Mainar-ruiz, StealthMem: system-level protection against cache-based side channel attacks in the cloud Faster and timing-attack resistant AES-GCM, Proceedings of the 21st USENIX Security Symposium, 2012. [KS09] Emilia Käsper and Peter Schwabe Proceedings of the 11th Workshop on Cryptographic Hardware and Embedded Systems (CHES'09), 2009.

C. Lauradoux, Collision attacks on processors with cache and countermeasures, Proceedings of Western European Workshop on Research in Cryptology, pp.76-85, 2005.

P. Li, D. Gao, and M. K. Reiter, Mitigating access-driven timing channels in clouds using StopWatch, 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pp.1-12, 2013.
DOI : 10.1109/DSN.2013.6575299

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.310.5402

[. Lee, Y. Kim, J. Kim, and J. Kim, Stealing Webpages Rendered on Your Browser by Exploiting GPU Vulnerabilities, 2014 IEEE Symposium on Security and Privacy, p.2014
DOI : 10.1109/SP.2014.9

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.686.4649

L. Ladakis, G. Koromilas, and . Vasiliadis, Michalis Polychronakis, and Sotiris Ioannidis You Can Type, but You Can't Hide: A Stealthy GPU-based Keylogger, Proceedings of the 6th European Workshop on System Security (EuroSec'13), 2013.

F. Liu and R. B. Lee, Security testing of a secure cache design, Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, HASP '13, pp.1-8, 2013.
DOI : 10.1145/2487726.2487729

F. Liu and R. B. Lee, Random Fill Cache Architecture, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, pp.203-215, 2014.
DOI : 10.1109/MICRO.2014.28

[. Sang, E. Lacombe, V. Nicomette, and Y. Deswarte, Exploiting an I/OMMU vulnerability, 2010 5th International Conference on Malicious and Unwanted Software, pp.7-14, 2010.
DOI : 10.1109/MALWARE.2010.5665798

E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, vol.28, issue.2, pp.39-55, 2008.
DOI : 10.1109/MM.2008.31

[. Lombardi, R. D. , and P. , CUDACS: Securing the Cloud with CUDA-Enabled Secure Virtualization, Proceedings of the 12th International Conference on Information and Communications Security (ICICS'10), pp.92-106, 2010.
DOI : 10.1007/978-3-642-17650-0_8

[. Liu, H. Wu, and R. B. Lee, Can randomized mapping secure instruction caches from side-channel attacks?, Proceedings of the Fourth Workshop on Hardware and Architectural Support for Security and Privacy, HASP '15, 2015.
DOI : 10.1145/2768566.2768570

Y. Liu, Q. Yarom, G. Ge, . Heiser, B. Ruby et al., Last-Level Cache Side-Channel Attacks are Practical, 2015 IEEE Symposium on Security and Privacy, 2015.
DOI : 10.1109/SP.2015.43

R. Martin, J. Demme, and S. Sethumadhavan, TimeWarp, Proceedings of the 39th International Symposium on Computer Architecture (ISCA'12)MKS10] Tomosuke Murakami, Ryuta Kasahara, and Takamichi Saito Proceedings of the 10th International Symposium on Communications and Information Technologies, pp.118-129, 2010.
DOI : 10.1145/2366231.2337173

[. Mowery, S. Keelveedhi, and H. Shacham, Are AES x86 cache timing attacks still feasible?, Proceedings of the 2012 ACM Workshop on Cloud computing security workshop, CCSW '12, pp.19-24, 2012.
DOI : 10.1145/2381913.2381917

N. L. Mlsn-+-15-]-clémentine-maurice, C. Scouarnec, O. Neumann, A. Heen, and . Francillon, Reverse Engineering Intel's Last-Level Cache Complex Addressing Using Performance Counters, Proceedings of the 18th International Symposium on Research in Attacks, Intrusions and Defenses (RAID'15), 2015.

C. Maurice, C. Neumann, O. Heen, and A. Francillon, Confidentiality Issues on a GPU in a Virtualized Environment, Proceedings of the 18th International Conference on Financial Cryptography and Data Security, 2014.
DOI : 10.1007/978-3-662-45472-5_9

C. Maurice, C. Neumann, O. Heen, and A. Francillon, C5: Cross-Cores Cache Covert Channel, Proceedings of the 12th Conference on Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA), 2015.
DOI : 10.1007/978-3-319-20550-2_3

S. Mon-+-13-]-clémentine-maurice, C. Onno, O. Neumann, A. Heen, and . Francillon, Improving 802.11 Fingerprinting of Similar Devices by Cooperative Fingerprinting, Proceedings of the 2013 International Conference on Security and Cryptography (SECRYPT'13), 2013.

E. Gordon, C. Moore, M. Malone, R. Zahran, and . Karri, Progress in digital integrated electronics Are Hardware Performance Counters a Cost Effective Way for Integrity Checking of Programs, Proceedings of the sixth ACM workshop on Scalable Trusted computing, pp.11-13, 1975.

M. Neve and J. Seifert, Advances on Access-Driven Cache Attacks on AES, Proceedings of the 13th international conference on Selected areas in cryptography (SAC'06), pp.147-162, 2006.
DOI : 10.1007/978-3-540-74462-7_11

M. Neve, J. Seifert, and Z. Wang, A refined look at Bernstein's AES side-channel analysis, Proceedings of the 2006 ACM Symposium on Information, computer and communications security , ASIACCS '06, 2015.
DOI : 10.1145/1128817.1128887

[. Oren, V. P. Kemerlis, S. Sethumadhavan, and A. D. Keromytis, The Spy in the Sandbox, Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security, CCS '15
DOI : 10.1145/2810103.2813708

. Ope13 and . Openstack, OpenStack Security Guide, 2013.

[. Osvik, A. Shamir, and E. Tromer, Cache Attacks and Countermeasures: the Case of AES Non-interactive OS fingerprinting through memory de-duplication technique in virtual machines, Proceedings of the Cryptographers' Track at the RSA Conference (CT-RSA 2006) Proceedings of the 30th IEEE International Performance Computing and Communications Conference (IPCCC'11), pp.1-25, 2002.

[. Page, Partitioned Cache Architecture as a Side-Channel Defence Mechanism, IACR Cryptology ePrint Archive Report, vol.280, p.14, 2005.

C. Percival, Cache missing for fun and profit, Proceedings of BSDCan, pp.1-13, 2005.

A. Pék, A. Lanzi, D. Srivastava, A. Balzarotti, C. Francillon et al., On the Feasibility of Software Attacks on Commodity Virtual Machine Monitors via Direct Device Assignment, Proceedings of the 9th ACM Symposium on Information, Computer and Communications Security (AsiaCCS'14), pp.305-316, 2014.

K. Moinuddin, A. Qureshi, Y. N. Jaleel, S. C. Patt, J. Steely et al., Adaptive insertion policies for high performance caching

[. Raj, A. Nathuji, P. Singh, and . England, Resource management for isolation enhanced cloud services, Proceedings of the 2009 ACM workshop on Cloud computing security, CCSW '09, pp.77-84, 2009.
DOI : 10.1145/1655008.1655019

D. Chester-rebeiro, A. S. Selvakumar, and . Devi, Bitslice Implementation of AES, Proceedings of the 5th International Conference on Cryptology and Network Security (CANS'06), pp.203-212, 2006.

Y. Hey, G. Off, and M. Cloud, Exploring Information Leakage in Third- Party Compute Clouds Exploiting the DRAM rowhammer bug to gain kernel privileges, Proceedings of the 16th ACM conference on Computer and Communications Security (CCS'09)Sea15a] Mark Seaborn, pp.199-212, 2009.

[. Seaborn, L3 cache mapping on Sandy Bridge CPUsl3-cache- mapping-on-sandy-bridge-cpus.html Memory Deduplication as a Threat to the Guest OS, Proceedings of the 4th European Workshop on System Security, 2011.

J. Szefer, E. Keller, B. Ruby, J. Lee, and . Rexford, Eliminating the Hypervisor Attack Surface for a More Secure Cloud Categories and Subject Descriptors, Proceedings of the 18th ACM conference on Computer and Communications Security (CCS'11), pp.401-412, 2011.

A. Seshadri, M. Luk, N. Qu, and A. Perrig, SecVisor: A Tiny Hypervisor to Provide Lifetime Kernel Code Integrity for Commodity OSes, ACM SIGOPS Operating Systems Review, issue.6, pp.41335-350, 2007.

[. Slaviero, H. Meer, and N. Arvanitis, Clobbering the Cloud! Black Hat, Briefings, 2009.

[. Smowton, Secure 3D graphics for virtual machines, Proceedings of the Second European Workshop on System Security, EUROSEC '09, pp.36-43, 2009.
DOI : 10.1145/1519144.1519150

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.561.4157

R. Spreitzer and T. Plos, Cache-Access Pattern Attack on Disaligned AES T-Tables, Proceedings of the 4th international conference on Constructive Side-Channel Analysis and Secure Design (COSADE'13), pp.200-214, 2013.
DOI : 10.1007/978-3-642-40026-1_13

M. Sprengers, GPU-based Password Cracking, 2011.

J. Shi, X. Song, H. Chen, and B. Zang, Limiting cachebased side-channel in multi-tenant cloud using dynamic page coloring BusMonitor: A Hypervisor-Based Solution for Memory Bus Covert Channels, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSNW'11) Proceedings of the 6th European Workshop on Systems Security (EuroSec'13), pp.194-199, 2011.

[. Tian and K. Benkrid, High-Performance Quasi-Monte Carlo Financial Simulation, ACM Transactions on Reconfigurable Technology and Systems, vol.3, issue.4, 2010.
DOI : 10.1145/1862648.1862656

[. Tromer, D. A. Osvik, and A. Shamir, Efficient Cache Attacks on AES, and Countermeasures, Journal of Cryptology, vol.10, issue.4, pp.37-71, 2010.
DOI : 10.1007/s00145-009-9049-y

[. Tsunoo, T. Saito, and T. Suzaki, Cryptanalysis of DES Implemented on Computers with Cache, Proceedings of the 5th Workshop on Cryptographic Hardware and Embedded Systems (CHES 2003), pp.62-76, 2003.
DOI : 10.1007/978-3-540-45238-6_6

[. Uhsadel, A. Georges, and I. Verbauwhede, Exploiting Hardware Performance Counters, 2008 5th Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.59-67, 2008.
DOI : 10.1109/FDTC.2008.19

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.158.7794

. Vap-+-08-]-giorgos, S. Vasiliadis, and . Antonatos, Michalis Polychronakis, Evangelos P. Markatos, and Sotiris Ioannidis Gnort: High performance network intrusion detection using graphics processors, Proceedings of the 11th International Symposium on Recent Advances in Intrusion Detection (RAID'08), pp.116-134, 2008.

C. Bhanu, S. Vattikonda, H. Das, and . Shacham, Eliminating Fine Grained Timers in Xen, Proceedings of the 3rd ACM Cloud Computing Security Workshop (CCSW'11), pp.41-46, 2011.

. Vmw09a and . Vmware, Performance Evaluation of AMD RVI Hardware Assist, 2009.

. Vmw09b and . Vmware, Performance Evaluation of Intel EPT Hardware Assist, 2009.

[. Vasiliadis, Michalis Polychronakis, Elias Athanasopoulos, and Sotiris Ioannidis. PixelVault: Using GPUs for Securing Cryptographic Operations, Proceedings of the 21st ACM Conference on Computer and Communications Security (CCS'14), 2014.

[. Vasiliadis, Michalis Polychronakis, and Sotiris Ioannidis. GPUassisted malware, Proceedings of the 5th International Conference on Malicious and Unwanted Software, pp.1-6, 2010.

[. Varadarajan, T. Ristenpart, and M. Swift, Scheduler-based Defenses against Cross-VM Side-channels, Proceedings of the 23th USENIX Security Symposium, 2014.

[. Varadarajan, Y. Zhang, T. Ristenpart, and M. Swift, A Placement Vulnerability Study in Multi-Tenant Public Clouds, Proceedings of the 24th USENIX Security Symposium, pp.913-928, 2015.

C. Willems, R. Hund, A. Fobian, D. Felsch, and T. Holz, Down to the bare metal, Proceedings of the 28th Annual Computer Security Applications Conference on, ACSAC '12, pp.189-198, 2012.
DOI : 10.1145/2420950.2420980

[. Weiß, B. Heinz, and F. Stumpf, A Cache Timing Attack on AES in Virtualization Environments, Proceedings of the 16th International Conference on Financial Cryptography and Data Security (FC'12), number 01, pp.314-328, 2012.

[. Wang, B. Ruby, and . Lee, Covert and Side Channels Due to Processor Architecture, 2006 22nd Annual Computer Security Applications Conference (ACSAC'06), pp.473-482, 2006.
DOI : 10.1109/ACSAC.2006.20

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.190.1003

[. Wang and R. B. Lee, New cache designs for thwarting software cache-based side channel attacks, ACM SIGARCH Computer Architecture News, vol.35, issue.2, p.494, 2007.
DOI : 10.1145/1273440.1250723

[. Wang and R. B. Lee, A Novel Cache Architecture with Enhanced Performance and Security, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture (MICRO'08), pp.83-93, 2008.

H. Wong, Intel Ivy Bridge Cache Replacement Policy. http://blog. stuffedcow.net/2013/01/ivb-cache-replacement, 2013.

J. Wojtczuk and . Rutkowska, Following the White Rabbit: Software attacks against Intel VT-d technology. invisiblethingslab.com, 2011.

S. Paul-willmann, A. L. Rixner, and . Cox, Protection strategies for direct access to virtualized I/O devices, Proceedings of the 2008 USENIX Annual Technical Conference (USENIX ATC'08), pp.15-28, 2008.

[. Wu, Z. Xu, and H. Wang, Whispers in the Hyperspace: High-speed Covert Channel Attacks in the Cloud, Proceedings of the 21st USENIX Security Symposium, 2012.

Z. Wu, Z. Xu, and H. Wang, Whispers in the Hyperspace: High-bandwidth and Reliable Covert Channel Attacks inside the Cloud, IEEE/ACM Transactions on Networking, 2014.

M. Xu, F. Bailey, K. Jahanian, M. Joshi, R. Hiltunen et al., An exploration of L2 cache covert channels in virtualized environments, Proceedings of the 3rd ACM workshop on Cloud computing security workshop, CCSW '11, pp.29-40, 2011.
DOI : 10.1145/2046660.2046670

Y. Xia, Y. Liu, H. Chen, and B. Zang, CFIMon: Detecting violation of control flow integrity using performance counters, Proceedings of the 42th International Conference on Dependable Systems and Networks (DSN'12), pp.1-12, 2012.

Z. Xu, H. Wang, and Z. Wu, A Measurement Study on Co-residence Threat inside the Cloud, Proceedings of the 24th USENIX Security Symposium, pp.929-944, 2015.

J. Xiao, Z. Xu, H. Huang, and H. Wang, Security implications of memory deduplication in a virtualized environment, 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pp.1-12, 2013.
DOI : 10.1109/DSN.2013.6575349

T. Yamanouchi, GPU Gems 3, chapter AES Encryption and Decryption on the GPU, 2007.

N. B. Yarom and K. Falkner, Recovering OpenSSL ECDSA Nonces Using the Flush+Reload Cache Side-channel Attack. Cryptology ePrint Archive Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack, Proceedings of the 23th USENIX Security Symposium, 2014.

Y. Zhang, A. Juels, A. Oprea, and M. K. Reiter, Home- Alone: Co-residency Detection in the Cloud via Side-Channel Analysis, Proceedings of the 2011 IEEE Symposium on Security and Privacy (S&P'11), pp.313-328, 2011.

[. Zhang, A. Juels, M. K. Reiter, and T. Ristenpart, Cross-VM side channels and their use to extract private keys, Proceedings of the 2012 ACM conference on Computer and communications security, CCS '12, 2012.
DOI : 10.1145/2382196.2382230

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.248.4907

[. Zhang, A. Juels, M. K. Reiter, and T. Ristenpart, Cross-Tenant Side-Channel Attacks in PaaS Clouds, Proceedings of the 2014 ACM SIGSAC Conference on Computer and Communications Security, CCS '14, pp.990-1003, 2014.
DOI : 10.1145/2660267.2660356

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.667.7324

[. Zhang and M. K. Reiter, Düppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud, Proceedings of the 2013 ACM SIGSAC conference on Computer and communications security (CCS'13), pp.827-838, 2013.