Skip to Main content Skip to Navigation

Reliability analysis of spintronic device based logic and memory circuits

Abstract : Spin transfer torque magnetic tunnel junction (STT-MTJ) has been considered as a promising candidate for next generation of non-volatile memories and logic circuits, because it provides a perfect solution to overcome the bottleneck of increasing static power caused by CMOS technology scaling. However, its commercialization is limited by the poor reliability, which deteriorates severely with device scaling down. This thesis focuses on the reliability investigation of MTJ based non-volatile circuits. Firstly, a compact model of MTJ including main reliability issues is proposed and validated by the comparison with experimental data. Based on this accurate model, the reliability of typical circuits is analyzed and reliability optimization methodology is proposed. Finally, the stochastic switching behavior is utilized in some new designs of conventional applications.
Document type :
Complete list of metadata

Cited literature [208 references]  Display  Hide  Download
Contributor : ABES STAR :  Contact
Submitted on : Monday, March 26, 2018 - 5:13:14 PM
Last modification on : Tuesday, June 29, 2021 - 3:05:04 AM
Long-term archiving on: : Thursday, September 13, 2018 - 9:55:35 AM


Version validated by the jury (STAR)


  • HAL Id : tel-01743849, version 1


You Wang. Reliability analysis of spintronic device based logic and memory circuits. Electronics. Télécom ParisTech, 2017. English. ⟨NNT : 2017ENST0005⟩. ⟨tel-01743849⟩



Record views


Files downloads