Skip to Main content Skip to Navigation

Architecture and design of a reconfigurable RF sampling receiver for multistandard applications

Abstract : The fast development of wireless communication systems requires more flexible and cost effective radio architectures. The concept of "Software Defined Radio" where communication standards are chosen by reconfiguration of hardware is attractive but still unrealistic at present time, due to the high requirements imposed on the analog to digital converter. Different techniques for shifting the RF and analog circuit design complexity to digitally intensive domain were developed recently. These techniques are based on direct RF sampling and discrete-time analog signal processing and allow for a great flexibility and ease of reconfigurability, as well as a high level of hardware integration and a reduction of cost and power consumption. These concepts have been used in this thesis to develop a reconfigurable discrete-time radio receiver front-end. The circuit, mainly structured around two discrete-time analog signal processing stages, performs RF sampling, anti-alias filtering, frequency downconversion, decimation and lowpass filtering. The GSM900 and 802.11g communication standards have been targeted in order to validate the flexibility and reconfigurability of the receiver. The circuit has been designed in 90nm CMOS technology and first measurement results demonstrated the functionality of the receiver. In addition, a fully passive second order discrete-time anti-alias filter has been described and included in the proposed receiver. This filter is intended to considerably improve the alias filter rejection and can be tuned to different RF frequency bands thanks to its reconfigurable structure and is hence suitable for true multi-standard operations.
Document type :
Domain :
Complete list of metadata

Cited literature [75 references]  Display  Hide  Download
Contributor : Ecole Télécom ParisTech Connect in order to contact the contributor
Submitted on : Friday, April 10, 2009 - 8:00:00 AM
Last modification on : Friday, July 31, 2020 - 10:44:05 AM
Long-term archiving on: : Saturday, November 26, 2016 - 8:07:23 PM


  • HAL Id : pastel-00004551, version 1



Anis Latiri. Architecture and design of a reconfigurable RF sampling receiver for multistandard applications. domain_other. Télécom ParisTech, 2008. English. ⟨pastel-00004551⟩



Record views


Files downloads